i3c.c

Go to the documentation of this file.

// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Device table API auto-generated by `dtgen`
 
/**
 * @file
 * @brief Device Tables (DT) for IP i3c and top earlgrey.
 */
 
#include "hw/top/dt/i3c.h"
 
 
 
/**
 * Description of instances.
 */
typedef struct dt_desc_i3c {
  dt_instance_id_t inst_id; /**< Instance ID */
  uint32_t reg_addr[kDtI3cRegBlockCount]; /**< Base address of each register block */
  /**
   * PLIC ID of the first IRQ of this instance
   * 
   * This can be `kDtPlicIrqIdNone` if the block is not connected to the PLIC.
   */
  top_earlgrey_plic_irq_id_t first_irq;
  /**
   * Alert ID of the first Alert of this instance.
   * 
   * This value is undefined if the block is not connected to the Alert Handler.
   */
  top_earlgrey_alert_id_t first_alert;
  dt_clock_t clock[kDtI3cClockCount]; /**< Clock signal connected to each clock port */
  dt_reset_t reset[kDtI3cResetCount]; /**< Reset signal connected to each reset port */
  dt_periph_io_t periph_io[kDtI3cPeriphIoCount]; /**< Description of each peripheral I/O */
} dt_desc_i3c_t;
 
 
 
 
static const dt_desc_i3c_t i3c_desc[kDtI3cCount] = {
  [kDtI3c0] = {
    .inst_id = kDtInstanceIdI3c0,
    .reg_addr = {
      [kDtI3cRegBlockCore] = 0x40330000,
    },
    .first_irq = kTopEarlgreyPlicIrqIdI3c0Hci,
    .first_alert = kTopEarlgreyAlertIdI3c0FatalFault,
    .clock = {
      [kDtI3cClockClk] = kDtClockIo,
      [kDtI3cClockAon] = kDtClockAon,
    },
    .reset = {
      [kDtI3cResetRst] = kDtResetI3c0,
      [kDtI3cResetAon] = kDtResetLcAon,
    },
    .periph_io = {
      [kDtI3cPeriphIoRstdetScl] = {
        .__internal = {
          .type = kDtPeriphIoTypeMio,
          .dir = kDtPeriphIoDirIn,
          .periph_input_or_direct_pad = kTopEarlgreyPinmuxPeripheralInI3c0RstdetScl,
          .outsel_or_dt_pad = 0,
        },
      },
      [kDtI3cPeriphIoRstdetSda] = {
        .__internal = {
          .type = kDtPeriphIoTypeMio,
          .dir = kDtPeriphIoDirIn,
          .periph_input_or_direct_pad = kTopEarlgreyPinmuxPeripheralInI3c0RstdetSda,
          .outsel_or_dt_pad = 0,
        },
      },
      [kDtI3cPeriphIoCtrlSdaPu] = {
        .__internal = {
          .type = kDtPeriphIoTypeMio,
          .dir = kDtPeriphIoDirOut,
          .periph_input_or_direct_pad = 0,
          .outsel_or_dt_pad = kTopEarlgreyPinmuxOutselI3c0CtrlSdaPu,
        },
      },
      [kDtI3cPeriphIoScl] = {
        .__internal = {
          .type = kDtPeriphIoTypeMio,
          .dir = kDtPeriphIoDirInout,
          .periph_input_or_direct_pad = kTopEarlgreyPinmuxPeripheralInI3c0Scl,
          .outsel_or_dt_pad = kTopEarlgreyPinmuxOutselI3c0Scl,
        },
      },
      [kDtI3cPeriphIoSda] = {
        .__internal = {
          .type = kDtPeriphIoTypeMio,
          .dir = kDtPeriphIoDirInout,
          .periph_input_or_direct_pad = kTopEarlgreyPinmuxPeripheralInI3c0Sda,
          .outsel_or_dt_pad = kTopEarlgreyPinmuxOutselI3c0Sda,
        },
      },
    },
  },
  [kDtI3c1] = {
    .inst_id = kDtInstanceIdI3c1,
    .reg_addr = {
      [kDtI3cRegBlockCore] = 0x40340000,
    },
    .first_irq = kTopEarlgreyPlicIrqIdI3c1Hci,
    .first_alert = kTopEarlgreyAlertIdI3c1FatalFault,
    .clock = {
      [kDtI3cClockClk] = kDtClockIo,
      [kDtI3cClockAon] = kDtClockAon,
    },
    .reset = {
      [kDtI3cResetRst] = kDtResetI3c1,
      [kDtI3cResetAon] = kDtResetLcAon,
    },
    .periph_io = {
      [kDtI3cPeriphIoRstdetScl] = {
        .__internal = {
          .type = kDtPeriphIoTypeMio,
          .dir = kDtPeriphIoDirIn,
          .periph_input_or_direct_pad = kTopEarlgreyPinmuxPeripheralInI3c1RstdetScl,
          .outsel_or_dt_pad = 0,
        },
      },
      [kDtI3cPeriphIoRstdetSda] = {
        .__internal = {
          .type = kDtPeriphIoTypeMio,
          .dir = kDtPeriphIoDirIn,
          .periph_input_or_direct_pad = kTopEarlgreyPinmuxPeripheralInI3c1RstdetSda,
          .outsel_or_dt_pad = 0,
        },
      },
      [kDtI3cPeriphIoCtrlSdaPu] = {
        .__internal = {
          .type = kDtPeriphIoTypeMio,
          .dir = kDtPeriphIoDirOut,
          .periph_input_or_direct_pad = 0,
          .outsel_or_dt_pad = kTopEarlgreyPinmuxOutselI3c1CtrlSdaPu,
        },
      },
      [kDtI3cPeriphIoScl] = {
        .__internal = {
          .type = kDtPeriphIoTypeMio,
          .dir = kDtPeriphIoDirInout,
          .periph_input_or_direct_pad = kTopEarlgreyPinmuxPeripheralInI3c1Scl,
          .outsel_or_dt_pad = kTopEarlgreyPinmuxOutselI3c1Scl,
        },
      },
      [kDtI3cPeriphIoSda] = {
        .__internal = {
          .type = kDtPeriphIoTypeMio,
          .dir = kDtPeriphIoDirInout,
          .periph_input_or_direct_pad = kTopEarlgreyPinmuxPeripheralInI3c1Sda,
          .outsel_or_dt_pad = kTopEarlgreyPinmuxOutselI3c1Sda,
        },
      },
    },
  },
};
 
/**
 * Return a pointer to the `dt_i3c_desc_t` structure of the requested
 * `dt` if it's a valid index. Otherwise, this macro will `return` (i.e. exit
 * the function) with the provided default value.
 */
#define TRY_GET_DT(dt, default)   ({     if ((dt) < (dt_i3c_t)0 || (int)(dt) >= kDtI3cCount)       return (default);     &i3c_desc[dt];   })
 
dt_i3c_t dt_i3c_from_instance_id(dt_instance_id_t inst_id) {
  if (inst_id >= kDtInstanceIdI3c0 && inst_id <= kDtInstanceIdI3c1) {
    return (dt_i3c_t)(inst_id - kDtInstanceIdI3c0);
  }
  return (dt_i3c_t)0;
}
 
dt_instance_id_t dt_i3c_instance_id(
    dt_i3c_t dt) {
  return TRY_GET_DT(dt, kDtInstanceIdUnknown)->inst_id;
}
 
uint32_t dt_i3c_reg_block(
    dt_i3c_t dt,
    dt_i3c_reg_block_t reg_block) {
  // Return a recognizable address in case of wrong argument.
  return TRY_GET_DT(dt, 0xdeadbeef)->reg_addr[reg_block];
}
 
dt_plic_irq_id_t dt_i3c_irq_to_plic_id(
    dt_i3c_t dt,
    dt_i3c_irq_t irq) {
  dt_plic_irq_id_t first_irq = TRY_GET_DT(dt, kDtPlicIrqIdNone)->first_irq;
  if (first_irq == kDtPlicIrqIdNone) {
    return kDtPlicIrqIdNone;
  }
  return (dt_plic_irq_id_t)((uint32_t)first_irq + (uint32_t)irq);
}
 
dt_i3c_irq_t dt_i3c_irq_from_plic_id(
    dt_i3c_t dt,
    dt_plic_irq_id_t irq) {
  dt_i3c_irq_t count = kDtI3cIrqCount;
  dt_plic_irq_id_t first_irq = TRY_GET_DT(dt, count)->first_irq;
  if (first_irq == kDtPlicIrqIdNone) {
    return count;
  }
  if (irq < first_irq || irq >= first_irq + (dt_plic_irq_id_t)count) {
    return count;
  }
  return (dt_i3c_irq_t)(irq - first_irq);
}
 
 
dt_alert_id_t dt_i3c_alert_to_alert_id(
    dt_i3c_t dt,
    dt_i3c_alert_t alert) {
  return (dt_alert_id_t)((uint32_t)i3c_desc[dt].first_alert + (uint32_t)alert);
}
 
dt_i3c_alert_t dt_i3c_alert_from_alert_id(
    dt_i3c_t dt,
    dt_alert_id_t alert) {
  dt_i3c_alert_t count = kDtI3cAlertCount;
  if (alert < i3c_desc[dt].first_alert || alert >= i3c_desc[dt].first_alert + (dt_alert_id_t)count) {
    return count;
  }
  return (dt_i3c_alert_t)(alert - i3c_desc[dt].first_alert);
}
 
 
dt_periph_io_t dt_i3c_periph_io(
    dt_i3c_t dt,
    dt_i3c_periph_io_t sig) {
  // Return a harmless value in case of wrong argument.
  return TRY_GET_DT(dt, kDtPeriphIoConstantHighZ)->periph_io[sig];
}
 
dt_clock_t dt_i3c_clock(
    dt_i3c_t dt,
    dt_i3c_clock_t clk) {
  // Return the first clock in case of invalid argument.
  return TRY_GET_DT(dt, (dt_clock_t)0)->clock[clk];
}
 
dt_reset_t dt_i3c_reset(
    dt_i3c_t dt,
    dt_i3c_reset_t rst) {
  const dt_i3c_reset_t count = kDtI3cResetCount;
  if (rst >= count) {
    return kDtResetUnknown;
  }
  return TRY_GET_DT(dt, kDtResetUnknown)->reset[rst];
}