dt_aon_timer.c

Go to the documentation of this file.

// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Device table API auto-generated by `dtgen`
 
/**
 * @file
 * @brief Device Tables (DT) for IP aon_timer and top englishbreakfast.
 */
 
#include "dt/dt_aon_timer.h"
 
 
 
/**
 * Description of instances.
 */
typedef struct dt_desc_aon_timer {
  dt_instance_id_t inst_id; /**< Instance ID */
  uint32_t base_addr[kDtAonTimerRegBlockCount]; /**< Base address of each register block */
  /**
   * PLIC ID of the first IRQ of this instance
   * 
   * This can be `kDtPlicIrqIdNone` if the block is not connected to the PLIC.
   */
  top_englishbreakfast_plic_irq_id_t first_irq;
  dt_clock_t clock[kDtAonTimerClockCount]; /**< Clock signal connected to each clock port */
  dt_reset_t reset[kDtAonTimerResetCount]; /**< Reset signal connected to each reset port */
} dt_desc_aon_timer_t;
 
 
 
 
static const dt_desc_aon_timer_t aon_timer_desc[kDtAonTimerCount] = {
  [kDtAonTimerAon] = {
    .inst_id = kDtInstanceIdAonTimerAon,
    .base_addr = {
      [kDtAonTimerRegBlockCore] = 0x40470000,
    },
    .first_irq = kTopEnglishbreakfastPlicIrqIdAonTimerAonWkupTimerExpired,
    .clock = {
      [kDtAonTimerClockClk] = kDtClockIoDiv4,
      [kDtAonTimerClockAon] = kDtClockAon,
    },
    .reset = {
      [kDtAonTimerResetRst] = kDtResetSysIoDiv4,
      [kDtAonTimerResetAon] = kDtResetSysAon,
    },
  },
};
 
/**
 * Return a pointer to the `dt_aon_timer_desc_t` structure of the requested
 * `dt` if it's a valid index. Otherwise, this macro will `return` (i.e. exit
 * the function) with the provided default value.
 */
#define TRY_GET_DT(dt, default)   ({     if ((dt) < (dt_aon_timer_t)0 || (dt) >= kDtAonTimerCount)       return (default);     &aon_timer_desc[dt];   })
 
dt_aon_timer_t dt_aon_timer_from_instance_id(dt_instance_id_t inst_id) {
  if (inst_id >= kDtInstanceIdAonTimerAon && inst_id <= kDtInstanceIdAonTimerAon) {
    return (dt_aon_timer_t)(inst_id - kDtInstanceIdAonTimerAon);
  }
  return (dt_aon_timer_t)0;
}
 
dt_instance_id_t dt_aon_timer_instance_id(
    dt_aon_timer_t dt) {
  return TRY_GET_DT(dt, kDtInstanceIdUnknown)->inst_id;
}
 
uint32_t dt_aon_timer_reg_block(
    dt_aon_timer_t dt,
    dt_aon_timer_reg_block_t reg_block) {
  // Return a recognizable address in case of wrong argument.
  return TRY_GET_DT(dt, 0xdeadbeef)->base_addr[reg_block];
}
 
dt_plic_irq_id_t dt_aon_timer_irq_to_plic_id(
    dt_aon_timer_t dt,
    dt_aon_timer_irq_t irq) {
  dt_plic_irq_id_t first_irq = TRY_GET_DT(dt, kDtPlicIrqIdNone)->first_irq;
  if (first_irq == kDtPlicIrqIdNone) {
    return kDtPlicIrqIdNone;
  }
  return (dt_plic_irq_id_t)((uint32_t)first_irq + (uint32_t)irq);
}
 
dt_aon_timer_irq_t dt_aon_timer_irq_from_plic_id(
    dt_aon_timer_t dt,
    dt_plic_irq_id_t irq) {
  dt_aon_timer_irq_t count = kDtAonTimerIrqCount;
  dt_plic_irq_id_t first_irq = TRY_GET_DT(dt, count)->first_irq;
  if (first_irq == kDtPlicIrqIdNone) {
    return count;
  }
  if (irq < first_irq || irq >= first_irq + (dt_plic_irq_id_t)count) {
    return count;
  }
  return (dt_aon_timer_irq_t)(irq - first_irq);
}
 
 
 
 
dt_clock_t dt_aon_timer_clock(
    dt_aon_timer_t dt,
    dt_aon_timer_clock_t clk) {
  // Return the first clock in case of invalid argument.
  return TRY_GET_DT(dt, (dt_clock_t)0)->clock[clk];
}
 
dt_reset_t dt_aon_timer_reset(
    dt_aon_timer_t dt,
    dt_aon_timer_reset_t rst) {
  const dt_aon_timer_reset_t count = kDtAonTimerResetCount;
  if (rst >= count) {
    return kDtResetUnknown;
  }
  return TRY_GET_DT(dt, kDtResetUnknown)->reset[rst];
}