Software APIs
rstmgr.c
Go to the documentation of this file.
1
// Copyright lowRISC contributors (OpenTitan project).
2
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
3
// SPDX-License-Identifier: Apache-2.0
4
//
5
// Device table API auto-generated by `dtgen`
6
7
/**
8
* @file
9
* @brief Device Tables (DT) for IP rstmgr and top earlgrey.
10
*/
11
12
#include "hw/top/dt/rstmgr.h"
13
14
15
#include "
hw/top/dt/sysrst_ctrl.h
"
16
#include "hw/top/dt/aon_timer.h"
17
18
19
20
/**
21
* Description of instances.
22
*/
23
typedef
struct
dt_desc_rstmgr
{
24
dt_instance_id_t
inst_id
;
/**< Instance ID */
25
uint32_t
reg_addr
[
kDtRstmgrRegBlockCount
];
/**< Base address of each register block */
26
/**
27
* Alert ID of the first Alert of this instance.
28
*
29
* This value is undefined if the block is not connected to the Alert Handler.
30
*/
31
top_earlgrey_alert_id_t
first_alert
;
32
dt_clock_t
clock
[
kDtRstmgrClockCount
];
/**< Clock signal connected to each clock port */
33
dt_reset_t
reset
[
kDtRstmgrResetCount
];
/**< Reset signal connected to each reset port */
34
struct
{
35
dt_reset_t
sw_rst[10];
/**< List of software resets, in the order of the register fields */
36
dt_rstmgr_reset_req_src_t
hw_req[5];
/**< List of hardware reset requests, in the order of the register fields */
37
}
rstmgr_ext
;
/**< Extension */
38
}
dt_desc_rstmgr_t
;
39
40
41
42
43
static
const
dt_desc_rstmgr_t
rstmgr_desc[
kDtRstmgrCount
] = {
44
[
kDtRstmgr
] = {
45
.inst_id =
kDtInstanceIdRstmgr
,
46
.reg_addr = {
47
[kDtRstmgrRegBlockCore] = 0x40410000,
48
},
49
.first_alert =
kTopEarlgreyAlertIdRstmgrFatalFault
,
50
.clock = {
51
[
kDtRstmgrClockClk
] =
kDtClockIoDiv4
,
52
[
kDtRstmgrClockPor
] =
kDtClockIoDiv4
,
53
[
kDtRstmgrClockAon
] =
kDtClockAon
,
54
[
kDtRstmgrClockMain
] =
kDtClockMain
,
55
[
kDtRstmgrClockIo
] =
kDtClockIo
,
56
[
kDtRstmgrClockUsb
] =
kDtClockUsb
,
57
[
kDtRstmgrClockIoDiv2
] =
kDtClockIoDiv2
,
58
[
kDtRstmgrClockIoDiv4
] =
kDtClockIoDiv4
,
59
},
60
.reset = {
61
[
kDtRstmgrResetRst
] =
kDtResetLcIoDiv4
,
62
[
kDtRstmgrResetPor
] =
kDtResetPorIoDiv4
,
63
},
64
.rstmgr_ext = {
65
.sw_rst = {
66
[0] =
kDtResetSpiDevice
,
67
[1] =
kDtResetSpiHost0
,
68
[2] =
kDtResetSpiHost1
,
69
[3] =
kDtResetUsb
,
70
[4] =
kDtResetUsbAon
,
71
[5] =
kDtResetI2c0
,
72
[6] =
kDtResetI2c1
,
73
[7] =
kDtResetI2c2
,
74
[8] =
kDtResetI3c0
,
75
[9] =
kDtResetI3c1
,
76
},
77
.hw_req = {
78
[0] = {
79
.inst_id =
kDtInstanceIdSysrstCtrl
,
80
.reset_req =
kDtSysrstCtrlResetReqRstReq
,
81
},
82
[1] = {
83
.inst_id =
kDtInstanceIdAonTimer
,
84
.reset_req =
kDtAonTimerResetReqAonTimer
,
85
},
86
[2] = {
87
.inst_id =
kDtInstanceIdPwrmgr
,
88
.reset_req = 0,
89
},
90
[3] = {
91
.inst_id =
kDtInstanceIdAlertHandler
,
92
.reset_req = 0,
93
},
94
[4] = {
95
.inst_id =
kDtInstanceIdRvDm
,
96
.reset_req = 0,
97
},
98
},
99
},
100
},
101
};
102
103
/**
104
* Return a pointer to the `dt_rstmgr_desc_t` structure of the requested
105
* `dt` if it's a valid index. Otherwise, this macro will `return` (i.e. exit
106
* the function) with the provided default value.
107
*/
108
#define TRY_GET_DT(dt, default) ({ if ((dt) < (dt_rstmgr_t)0 || (int)(dt) >= kDtRstmgrCount) return (default); &rstmgr_desc[dt]; })
109
110
dt_rstmgr_t
dt_rstmgr_from_instance_id
(
dt_instance_id_t
inst_id) {
111
if
(inst_id >=
kDtInstanceIdRstmgr
&& inst_id <=
kDtInstanceIdRstmgr
) {
112
return
(
dt_rstmgr_t
)(inst_id -
kDtInstanceIdRstmgr
);
113
}
114
return
(
dt_rstmgr_t
)0;
115
}
116
117
dt_instance_id_t
dt_rstmgr_instance_id
(
118
dt_rstmgr_t
dt) {
119
return
TRY_GET_DT
(dt,
kDtInstanceIdUnknown
)->inst_id;
120
}
121
122
uint32_t
dt_rstmgr_reg_block
(
123
dt_rstmgr_t
dt,
124
dt_rstmgr_reg_block_t
reg_block) {
125
// Return a recognizable address in case of wrong argument.
126
return
TRY_GET_DT
(dt, 0xdeadbeef)->reg_addr[reg_block];
127
}
128
129
130
dt_alert_id_t
dt_rstmgr_alert_to_alert_id
(
131
dt_rstmgr_t
dt,
132
dt_rstmgr_alert_t
alert) {
133
return
(
dt_alert_id_t
)((uint32_t)rstmgr_desc[dt].first_alert + (uint32_t)alert);
134
}
135
136
dt_rstmgr_alert_t
dt_rstmgr_alert_from_alert_id
(
137
dt_rstmgr_t
dt,
138
dt_alert_id_t
alert) {
139
dt_rstmgr_alert_t
count =
kDtRstmgrAlertCount
;
140
if
(alert < rstmgr_desc[dt].first_alert || alert >= rstmgr_desc[dt].first_alert + (
dt_alert_id_t
)count) {
141
return
count;
142
}
143
return
(
dt_rstmgr_alert_t
)(alert - rstmgr_desc[dt].first_alert);
144
}
145
146
147
148
dt_clock_t
dt_rstmgr_clock
(
149
dt_rstmgr_t
dt,
150
dt_rstmgr_clock_t
clk) {
151
// Return the first clock in case of invalid argument.
152
return
TRY_GET_DT
(dt, (
dt_clock_t
)0)->clock[clk];
153
}
154
155
dt_reset_t
dt_rstmgr_reset
(
156
dt_rstmgr_t
dt,
157
dt_rstmgr_reset_t
rst) {
158
const
dt_rstmgr_reset_t
count =
kDtRstmgrResetCount
;
159
if
(rst >= count) {
160
return
kDtResetUnknown
;
161
}
162
return
TRY_GET_DT
(dt,
kDtResetUnknown
)->reset[rst];
163
}
164
165
166
167
size_t
dt_rstmgr_sw_reset_count
(
dt_rstmgr_t
dt) {
168
return
10;
169
}
170
171
dt_reset_t
dt_rstmgr_sw_reset
(
dt_rstmgr_t
dt,
size_t
idx) {
172
if
(idx >= 10) {
173
return
kDtResetUnknown
;
174
}
175
return
TRY_GET_DT
(dt,
kDtResetUnknown
)->rstmgr_ext.sw_rst[idx];
176
}
177
178
size_t
dt_rstmgr_hw_reset_req_src_count
(
dt_rstmgr_t
dt) {
179
return
5;
180
}
181
182
dt_rstmgr_reset_req_src_t
dt_rstmgr_hw_reset_req_src
(
dt_rstmgr_t
dt,
size_t
idx) {
183
dt_rstmgr_reset_req_src_t
invalid_req = {
184
.inst_id =
kDtInstanceIdUnknown
,
185
.reset_req =
kDtResetUnknown
,
186
};
187
if
(idx >= 5) {
188
return
invalid_req;
189
}
190
return
TRY_GET_DT
(dt, invalid_req)->rstmgr_ext.hw_req[idx];
191
}
192
193
(earlgrey)
hw
top
dt
rstmgr.c
Return to
OpenTitan Documentation