dt_rv_dm.c

Go to the documentation of this file.

// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Device table API auto-generated by `dtgen`
 
/**
 * @file
 * @brief Device Tables (DT) for IP rv_dm and top darjeeling.
 */
 
#include "hw/top/dt/dt_rv_dm.h"
 
 
 
/**
 * Description of instances.
 */
typedef struct dt_desc_rv_dm {
  dt_instance_id_t inst_id; /**< Instance ID */
  uint32_t reg_addr[kDtRvDmRegBlockCount]; /**< Base address of each register block */
  uint32_t mem_addr[kDtRvDmMemoryCount]; /**< Base address of each memory */
  uint32_t mem_size[kDtRvDmMemoryCount]; /**< Size in bytes of each memory */
  /**
   * Alert ID of the first Alert of this instance.
   * 
   * This value is undefined if the block is not connected to the Alert Handler.
   */
  top_darjeeling_alert_id_t first_alert;
  dt_clock_t clock[kDtRvDmClockCount]; /**< Clock signal connected to each clock port */
  dt_reset_t reset[kDtRvDmResetCount]; /**< Reset signal connected to each reset port */
} dt_desc_rv_dm_t;
 
 
 
 
static const dt_desc_rv_dm_t rv_dm_desc[kDtRvDmCount] = {
  [kDtRvDm] = {
    .inst_id = kDtInstanceIdRvDm,
    .reg_addr = {
      [kDtRvDmRegBlockRegs] = 0x21200000,
      [kDtRvDmRegBlockMem] = 0x00040000,
      [kDtRvDmRegBlockDbg] = 0xffffffff,
    },
    .mem_addr = {
    },
    .mem_size = {
    },
    .first_alert = kTopDarjeelingAlertIdRvDmFatalFault,
    .clock = {
      [kDtRvDmClockClk] = kDtClockMain,
      [kDtRvDmClockLc] = kDtClockMain,
    },
    .reset = {
      [kDtRvDmResetRst] = kDtResetSys,
      [kDtRvDmResetLc] = kDtResetLc,
    },
  },
};
 
/**
 * Return a pointer to the `dt_rv_dm_desc_t` structure of the requested
 * `dt` if it's a valid index. Otherwise, this macro will `return` (i.e. exit
 * the function) with the provided default value.
 */
#define TRY_GET_DT(dt, default)   ({     if ((dt) < (dt_rv_dm_t)0 || (dt) >= kDtRvDmCount)       return (default);     &rv_dm_desc[dt];   })
 
dt_rv_dm_t dt_rv_dm_from_instance_id(dt_instance_id_t inst_id) {
  if (inst_id >= kDtInstanceIdRvDm && inst_id <= kDtInstanceIdRvDm) {
    return (dt_rv_dm_t)(inst_id - kDtInstanceIdRvDm);
  }
  return (dt_rv_dm_t)0;
}
 
dt_instance_id_t dt_rv_dm_instance_id(
    dt_rv_dm_t dt) {
  return TRY_GET_DT(dt, kDtInstanceIdUnknown)->inst_id;
}
 
uint32_t dt_rv_dm_reg_block(
    dt_rv_dm_t dt,
    dt_rv_dm_reg_block_t reg_block) {
  // Return a recognizable address in case of wrong argument.
  return TRY_GET_DT(dt, 0xdeadbeef)->reg_addr[reg_block];
}
 
uint32_t dt_rv_dm_memory_base(
    dt_rv_dm_t dt,
    dt_rv_dm_memory_t mem) {
  // Return a recognizable address in case of wrong argument.
  return TRY_GET_DT(dt, 0xdeadbeef)->mem_addr[mem];
}
 
uint32_t dt_rv_dm_memory_size(
    dt_rv_dm_t dt,
    dt_rv_dm_memory_t mem)  {
  // Return an empty size in case of wrong argument.
  return TRY_GET_DT(dt, 0)->mem_size[mem];
}
 
 
dt_alert_id_t dt_rv_dm_alert_to_alert_id(
    dt_rv_dm_t dt,
    dt_rv_dm_alert_t alert) {
  return (dt_alert_id_t)((uint32_t)rv_dm_desc[dt].first_alert + (uint32_t)alert);
}
 
dt_rv_dm_alert_t dt_rv_dm_alert_from_alert_id(
    dt_rv_dm_t dt,
    dt_alert_id_t alert) {
  dt_rv_dm_alert_t count = kDtRvDmAlertCount;
  if (alert < rv_dm_desc[dt].first_alert || alert >= rv_dm_desc[dt].first_alert + (dt_alert_id_t)count) {
    return count;
  }
  return (dt_rv_dm_alert_t)(alert - rv_dm_desc[dt].first_alert);
}
 
 
 
dt_clock_t dt_rv_dm_clock(
    dt_rv_dm_t dt,
    dt_rv_dm_clock_t clk) {
  // Return the first clock in case of invalid argument.
  return TRY_GET_DT(dt, (dt_clock_t)0)->clock[clk];
}
 
dt_reset_t dt_rv_dm_reset(
    dt_rv_dm_t dt,
    dt_rv_dm_reset_t rst) {
  const dt_rv_dm_reset_t count = kDtRvDmResetCount;
  if (rst >= count) {
    return kDtResetUnknown;
  }
  return TRY_GET_DT(dt, kDtResetUnknown)->reset[rst];
}