Generated register defines for csrng. More...
Go to the source code of this file.
Generated register defines for csrng.
Definition in file csrng_regs.h.
| #define CSRNG_ALERT_TEST_FATAL_ALERT_BIT 1 |
Definition at line 62 of file csrng_regs.h.
| #define CSRNG_ALERT_TEST_RECOV_ALERT_BIT 0 |
Definition at line 61 of file csrng_regs.h.
| #define CSRNG_ALERT_TEST_REG_OFFSET 0xc |
Definition at line 59 of file csrng_regs.h.
| #define CSRNG_ALERT_TEST_REG_RESVAL 0x80000000u |
Definition at line 60 of file csrng_regs.h.
| #define CSRNG_ALERT_TEST_REGWEN_BIT 31 |
Definition at line 63 of file csrng_regs.h.
| #define CSRNG_CMD_REQ_REG_OFFSET 0x18 |
Definition at line 95 of file csrng_regs.h.
| #define CSRNG_CMD_REQ_REG_RESVAL 0x0u |
Definition at line 96 of file csrng_regs.h.
| #define CSRNG_CTRL_ENABLE_FIELD ((bitfield_field32_t) { .mask = CSRNG_CTRL_ENABLE_MASK, .index = CSRNG_CTRL_ENABLE_OFFSET }) |
Definition at line 75 of file csrng_regs.h.
| #define CSRNG_CTRL_ENABLE_MASK 0xfu |
Definition at line 73 of file csrng_regs.h.
| #define CSRNG_CTRL_ENABLE_OFFSET 0 |
Definition at line 74 of file csrng_regs.h.
| #define CSRNG_CTRL_FIPS_FORCE_ENABLE_FIELD ((bitfield_field32_t) { .mask = CSRNG_CTRL_FIPS_FORCE_ENABLE_MASK, .index = CSRNG_CTRL_FIPS_FORCE_ENABLE_OFFSET }) |
Definition at line 91 of file csrng_regs.h.
| #define CSRNG_CTRL_FIPS_FORCE_ENABLE_MASK 0xfu |
Definition at line 89 of file csrng_regs.h.
| #define CSRNG_CTRL_FIPS_FORCE_ENABLE_OFFSET 16 |
Definition at line 90 of file csrng_regs.h.
| #define CSRNG_CTRL_READ_INT_STATE_FIELD ((bitfield_field32_t) { .mask = CSRNG_CTRL_READ_INT_STATE_MASK, .index = CSRNG_CTRL_READ_INT_STATE_OFFSET }) |
Definition at line 83 of file csrng_regs.h.
| #define CSRNG_CTRL_READ_INT_STATE_MASK 0xfu |
Definition at line 81 of file csrng_regs.h.
| #define CSRNG_CTRL_READ_INT_STATE_OFFSET 8 |
Definition at line 82 of file csrng_regs.h.
| #define CSRNG_CTRL_REG_OFFSET 0x14 |
Definition at line 71 of file csrng_regs.h.
| #define CSRNG_CTRL_REG_RESVAL 0x99999u |
Definition at line 72 of file csrng_regs.h.
| #define CSRNG_CTRL_SW_APP_ENABLE_FIELD ((bitfield_field32_t) { .mask = CSRNG_CTRL_SW_APP_ENABLE_MASK, .index = CSRNG_CTRL_SW_APP_ENABLE_OFFSET }) |
Definition at line 79 of file csrng_regs.h.
| #define CSRNG_CTRL_SW_APP_ENABLE_MASK 0xfu |
Definition at line 77 of file csrng_regs.h.
| #define CSRNG_CTRL_SW_APP_ENABLE_OFFSET 4 |
Definition at line 78 of file csrng_regs.h.
| #define CSRNG_CTRL_WRITE_INT_STATE_FIELD ((bitfield_field32_t) { .mask = CSRNG_CTRL_WRITE_INT_STATE_MASK, .index = CSRNG_CTRL_WRITE_INT_STATE_OFFSET }) |
Definition at line 87 of file csrng_regs.h.
| #define CSRNG_CTRL_WRITE_INT_STATE_MASK 0xfu |
Definition at line 85 of file csrng_regs.h.
| #define CSRNG_CTRL_WRITE_INT_STATE_OFFSET 12 |
Definition at line 86 of file csrng_regs.h.
| #define CSRNG_ERR_CODE_AES_CIPHER_SM_ERR_BIT 25 |
Definition at line 264 of file csrng_regs.h.
| #define CSRNG_ERR_CODE_CMD_STAGE_SM_ERR_BIT 20 |
Definition at line 261 of file csrng_regs.h.
| #define CSRNG_ERR_CODE_CTR_DRBG_SM_ERR_BIT 22 |
Definition at line 263 of file csrng_regs.h.
| #define CSRNG_ERR_CODE_CTR_ERR_BIT 26 |
Definition at line 265 of file csrng_regs.h.
| #define CSRNG_ERR_CODE_FIFO_READ_ERR_BIT 29 |
Definition at line 267 of file csrng_regs.h.
| #define CSRNG_ERR_CODE_FIFO_STATE_ERR_BIT 30 |
Definition at line 268 of file csrng_regs.h.
| #define CSRNG_ERR_CODE_FIFO_WRITE_ERR_BIT 28 |
Definition at line 266 of file csrng_regs.h.
| #define CSRNG_ERR_CODE_MAIN_SM_ERR_BIT 21 |
Definition at line 262 of file csrng_regs.h.
| #define CSRNG_ERR_CODE_REG_OFFSET 0x70 |
Definition at line 257 of file csrng_regs.h.
| #define CSRNG_ERR_CODE_REG_RESVAL 0x0u |
Definition at line 258 of file csrng_regs.h.
| #define CSRNG_ERR_CODE_SFIFO_CMD_ERR_BIT 0 |
Definition at line 259 of file csrng_regs.h.
| #define CSRNG_ERR_CODE_SFIFO_GENBITS_ERR_BIT 1 |
Definition at line 260 of file csrng_regs.h.
| #define CSRNG_ERR_CODE_TEST_ERR_CODE_TEST_FIELD ((bitfield_field32_t) { .mask = CSRNG_ERR_CODE_TEST_ERR_CODE_TEST_MASK, .index = CSRNG_ERR_CODE_TEST_ERR_CODE_TEST_OFFSET }) |
Definition at line 275 of file csrng_regs.h.
| #define CSRNG_ERR_CODE_TEST_ERR_CODE_TEST_MASK 0x1fu |
Definition at line 273 of file csrng_regs.h.
| #define CSRNG_ERR_CODE_TEST_ERR_CODE_TEST_OFFSET 0 |
Definition at line 274 of file csrng_regs.h.
| #define CSRNG_ERR_CODE_TEST_REG_OFFSET 0x74 |
Definition at line 271 of file csrng_regs.h.
| #define CSRNG_ERR_CODE_TEST_REG_RESVAL 0x0u |
Definition at line 272 of file csrng_regs.h.
| #define CSRNG_FIPS_FORCE_FIPS_FORCE_FIELD ((bitfield_field32_t) { .mask = CSRNG_FIPS_FORCE_FIPS_FORCE_MASK, .index = CSRNG_FIPS_FORCE_FIPS_FORCE_OFFSET }) |
Definition at line 174 of file csrng_regs.h.
| #define CSRNG_FIPS_FORCE_FIPS_FORCE_MASK 0x7u |
Definition at line 172 of file csrng_regs.h.
| #define CSRNG_FIPS_FORCE_FIPS_FORCE_OFFSET 0 |
Definition at line 173 of file csrng_regs.h.
| #define CSRNG_FIPS_FORCE_REG_OFFSET 0x48 |
Definition at line 170 of file csrng_regs.h.
| #define CSRNG_FIPS_FORCE_REG_RESVAL 0x0u |
Definition at line 171 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_0_GEN_ABORT_0_FIELD ((bitfield_field32_t) { .mask = CSRNG_GEN_ABORT_0_GEN_ABORT_0_MASK, .index = CSRNG_GEN_ABORT_0_GEN_ABORT_0_OFFSET }) |
Definition at line 191 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_0_GEN_ABORT_0_MASK 0xfu |
Definition at line 189 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_0_GEN_ABORT_0_OFFSET 0 |
Definition at line 190 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_0_REG_OFFSET 0x50 |
Definition at line 187 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_0_REG_RESVAL 0x9u |
Definition at line 188 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_1_GEN_ABORT_1_FIELD ((bitfield_field32_t) { .mask = CSRNG_GEN_ABORT_1_GEN_ABORT_1_MASK, .index = CSRNG_GEN_ABORT_1_GEN_ABORT_1_OFFSET }) |
Definition at line 199 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_1_GEN_ABORT_1_MASK 0xfu |
Definition at line 197 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_1_GEN_ABORT_1_OFFSET 0 |
Definition at line 198 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_1_REG_OFFSET 0x54 |
Definition at line 195 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_1_REG_RESVAL 0x9u |
Definition at line 196 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_2_GEN_ABORT_2_FIELD ((bitfield_field32_t) { .mask = CSRNG_GEN_ABORT_2_GEN_ABORT_2_MASK, .index = CSRNG_GEN_ABORT_2_GEN_ABORT_2_OFFSET }) |
Definition at line 207 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_2_GEN_ABORT_2_MASK 0xfu |
Definition at line 205 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_2_GEN_ABORT_2_OFFSET 0 |
Definition at line 206 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_2_REG_OFFSET 0x58 |
Definition at line 203 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_2_REG_RESVAL 0x9u |
Definition at line 204 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_GEN_ABORT_FIELD_WIDTH 4 |
Definition at line 183 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_MULTIREG_COUNT 3 |
Definition at line 184 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_REGWEN_GEN_ABORT_REGWEN_BIT 0 |
Definition at line 180 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_REGWEN_REG_OFFSET 0x4c |
Definition at line 178 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_REGWEN_REG_RESVAL 0x1u |
Definition at line 179 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_STATUS_0_GEN_ABORT_STATUS_0_BIT 0 |
Definition at line 217 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_STATUS_0_REG_OFFSET 0x5c |
Definition at line 215 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_STATUS_0_REG_RESVAL 0x0u |
Definition at line 216 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_STATUS_1_GEN_ABORT_STATUS_1_BIT 0 |
Definition at line 222 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_STATUS_1_REG_OFFSET 0x60 |
Definition at line 220 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_STATUS_1_REG_RESVAL 0x0u |
Definition at line 221 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_STATUS_2_GEN_ABORT_STATUS_2_BIT 0 |
Definition at line 227 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_STATUS_2_REG_OFFSET 0x64 |
Definition at line 225 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_STATUS_2_REG_RESVAL 0x0u |
Definition at line 226 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_STATUS_GEN_ABORT_STATUS_FIELD_WIDTH 1 |
Definition at line 211 of file csrng_regs.h.
| #define CSRNG_GEN_ABORT_STATUS_MULTIREG_COUNT 3 |
Definition at line 212 of file csrng_regs.h.
| #define CSRNG_GENBITS_REG_OFFSET 0x34 |
Definition at line 141 of file csrng_regs.h.
| #define CSRNG_GENBITS_REG_RESVAL 0x0u |
Definition at line 142 of file csrng_regs.h.
| #define CSRNG_GENBITS_VLD_GENBITS_FIPS_BIT 1 |
Definition at line 138 of file csrng_regs.h.
| #define CSRNG_GENBITS_VLD_GENBITS_VLD_BIT 0 |
Definition at line 137 of file csrng_regs.h.
| #define CSRNG_GENBITS_VLD_REG_OFFSET 0x30 |
Definition at line 135 of file csrng_regs.h.
| #define CSRNG_GENBITS_VLD_REG_RESVAL 0x0u |
Definition at line 136 of file csrng_regs.h.
| #define CSRNG_HW_EXC_STS_HW_EXC_STS_FIELD ((bitfield_field32_t) { .mask = CSRNG_HW_EXC_STS_HW_EXC_STS_MASK, .index = CSRNG_HW_EXC_STS_HW_EXC_STS_OFFSET }) |
Definition at line 234 of file csrng_regs.h.
| #define CSRNG_HW_EXC_STS_HW_EXC_STS_MASK 0xffffu |
Definition at line 232 of file csrng_regs.h.
| #define CSRNG_HW_EXC_STS_HW_EXC_STS_OFFSET 0 |
Definition at line 233 of file csrng_regs.h.
| #define CSRNG_HW_EXC_STS_REG_OFFSET 0x68 |
Definition at line 230 of file csrng_regs.h.
| #define CSRNG_HW_EXC_STS_REG_RESVAL 0x0u |
Definition at line 231 of file csrng_regs.h.
| #define CSRNG_INT_STATE_HALT_ENABLE_INT_STATE_HALT_ENABLE_FIELD ((bitfield_field32_t) { .mask = CSRNG_INT_STATE_HALT_ENABLE_INT_STATE_HALT_ENABLE_MASK, .index = CSRNG_INT_STATE_HALT_ENABLE_INT_STATE_HALT_ENABLE_OFFSET }) |
Definition at line 309 of file csrng_regs.h.
| #define CSRNG_INT_STATE_HALT_ENABLE_INT_STATE_HALT_ENABLE_MASK 0x7u |
Definition at line 307 of file csrng_regs.h.
| #define CSRNG_INT_STATE_HALT_ENABLE_INT_STATE_HALT_ENABLE_OFFSET 0 |
Definition at line 308 of file csrng_regs.h.
| #define CSRNG_INT_STATE_HALT_ENABLE_REG_OFFSET 0x88 |
Definition at line 305 of file csrng_regs.h.
| #define CSRNG_INT_STATE_HALT_ENABLE_REG_RESVAL 0x7u |
Definition at line 306 of file csrng_regs.h.
| #define CSRNG_INT_STATE_HALT_ENABLE_REGWEN_INT_STATE_HALT_ENABLE_REGWEN_BIT 0 |
Definition at line 302 of file csrng_regs.h.
| #define CSRNG_INT_STATE_HALT_ENABLE_REGWEN_REG_OFFSET 0x84 |
Definition at line 300 of file csrng_regs.h.
| #define CSRNG_INT_STATE_HALT_ENABLE_REGWEN_REG_RESVAL 0x1u |
Definition at line 301 of file csrng_regs.h.
| #define CSRNG_INT_STATE_HALT_INT_STATE_HALT_FIELD ((bitfield_field32_t) { .mask = CSRNG_INT_STATE_HALT_INT_STATE_HALT_MASK, .index = CSRNG_INT_STATE_HALT_INT_STATE_HALT_OFFSET }) |
Definition at line 317 of file csrng_regs.h.
| #define CSRNG_INT_STATE_HALT_INT_STATE_HALT_MASK 0xfu |
Definition at line 315 of file csrng_regs.h.
| #define CSRNG_INT_STATE_HALT_INT_STATE_HALT_OFFSET 0 |
Definition at line 316 of file csrng_regs.h.
| #define CSRNG_INT_STATE_HALT_REG_OFFSET 0x8c |
Definition at line 313 of file csrng_regs.h.
| #define CSRNG_INT_STATE_HALT_REG_RESVAL 0x9u |
Definition at line 314 of file csrng_regs.h.
| #define CSRNG_INT_STATE_NUM_INT_STATE_NUM_FIELD ((bitfield_field32_t) { .mask = CSRNG_INT_STATE_NUM_INT_STATE_NUM_MASK, .index = CSRNG_INT_STATE_NUM_INT_STATE_NUM_OFFSET }) |
Definition at line 162 of file csrng_regs.h.
| #define CSRNG_INT_STATE_NUM_INT_STATE_NUM_MASK 0xfu |
Definition at line 160 of file csrng_regs.h.
| #define CSRNG_INT_STATE_NUM_INT_STATE_NUM_OFFSET 0 |
Definition at line 161 of file csrng_regs.h.
| #define CSRNG_INT_STATE_NUM_REG_OFFSET 0x40 |
Definition at line 158 of file csrng_regs.h.
| #define CSRNG_INT_STATE_NUM_REG_RESVAL 0x0u |
Definition at line 159 of file csrng_regs.h.
| #define CSRNG_INT_STATE_READ_ENABLE_INT_STATE_READ_ENABLE_FIELD ((bitfield_field32_t) { .mask = CSRNG_INT_STATE_READ_ENABLE_INT_STATE_READ_ENABLE_MASK, .index = CSRNG_INT_STATE_READ_ENABLE_INT_STATE_READ_ENABLE_OFFSET }) |
Definition at line 154 of file csrng_regs.h.
| #define CSRNG_INT_STATE_READ_ENABLE_INT_STATE_READ_ENABLE_MASK 0x7u |
Definition at line 152 of file csrng_regs.h.
| #define CSRNG_INT_STATE_READ_ENABLE_INT_STATE_READ_ENABLE_OFFSET 0 |
Definition at line 153 of file csrng_regs.h.
| #define CSRNG_INT_STATE_READ_ENABLE_REG_OFFSET 0x3c |
Definition at line 150 of file csrng_regs.h.
| #define CSRNG_INT_STATE_READ_ENABLE_REG_RESVAL 0x7u |
Definition at line 151 of file csrng_regs.h.
| #define CSRNG_INT_STATE_READ_ENABLE_REGWEN_INT_STATE_READ_ENABLE_REGWEN_BIT 0 |
Definition at line 147 of file csrng_regs.h.
| #define CSRNG_INT_STATE_READ_ENABLE_REGWEN_REG_OFFSET 0x38 |
Definition at line 145 of file csrng_regs.h.
| #define CSRNG_INT_STATE_READ_ENABLE_REGWEN_REG_RESVAL 0x1u |
Definition at line 146 of file csrng_regs.h.
| #define CSRNG_INT_STATE_STS_HALTED_BIT 0 |
Definition at line 323 of file csrng_regs.h.
| #define CSRNG_INT_STATE_STS_REG_OFFSET 0x90 |
Definition at line 321 of file csrng_regs.h.
| #define CSRNG_INT_STATE_STS_REG_RESVAL 0x0u |
Definition at line 322 of file csrng_regs.h.
| #define CSRNG_INT_STATE_VAL_REG_OFFSET 0x44 |
Definition at line 166 of file csrng_regs.h.
| #define CSRNG_INT_STATE_VAL_REG_RESVAL 0x0u |
Definition at line 167 of file csrng_regs.h.
| #define CSRNG_INT_STATE_WRITE_ENABLE_INT_STATE_WRITE_ENABLE_FIELD ((bitfield_field32_t) { .mask = CSRNG_INT_STATE_WRITE_ENABLE_INT_STATE_WRITE_ENABLE_MASK, .index = CSRNG_INT_STATE_WRITE_ENABLE_INT_STATE_WRITE_ENABLE_OFFSET }) |
Definition at line 296 of file csrng_regs.h.
| #define CSRNG_INT_STATE_WRITE_ENABLE_INT_STATE_WRITE_ENABLE_MASK 0x7u |
Definition at line 294 of file csrng_regs.h.
| #define CSRNG_INT_STATE_WRITE_ENABLE_INT_STATE_WRITE_ENABLE_OFFSET 0 |
Definition at line 295 of file csrng_regs.h.
| #define CSRNG_INT_STATE_WRITE_ENABLE_REG_OFFSET 0x80 |
Definition at line 292 of file csrng_regs.h.
| #define CSRNG_INT_STATE_WRITE_ENABLE_REG_RESVAL 0x7u |
Definition at line 293 of file csrng_regs.h.
| #define CSRNG_INT_STATE_WRITE_ENABLE_REGWEN_INT_STATE_WRITE_ENABLE_REGWEN_BIT 0 |
Definition at line 289 of file csrng_regs.h.
| #define CSRNG_INT_STATE_WRITE_ENABLE_REGWEN_REG_OFFSET 0x7c |
Definition at line 287 of file csrng_regs.h.
| #define CSRNG_INT_STATE_WRITE_ENABLE_REGWEN_REG_RESVAL 0x1u |
Definition at line 288 of file csrng_regs.h.
| #define CSRNG_INTR_COMMON_CS_CMD_REQ_DONE_BIT 0 |
Definition at line 29 of file csrng_regs.h.
| #define CSRNG_INTR_COMMON_CS_ENTROPY_REQ_BIT 1 |
Definition at line 30 of file csrng_regs.h.
| #define CSRNG_INTR_COMMON_CS_FATAL_ERR_BIT 3 |
Definition at line 32 of file csrng_regs.h.
| #define CSRNG_INTR_COMMON_CS_HW_INST_EXC_BIT 2 |
Definition at line 31 of file csrng_regs.h.
| #define CSRNG_INTR_ENABLE_CS_CMD_REQ_DONE_BIT 0 |
Definition at line 45 of file csrng_regs.h.
| #define CSRNG_INTR_ENABLE_CS_ENTROPY_REQ_BIT 1 |
Definition at line 46 of file csrng_regs.h.
| #define CSRNG_INTR_ENABLE_CS_FATAL_ERR_BIT 3 |
Definition at line 48 of file csrng_regs.h.
| #define CSRNG_INTR_ENABLE_CS_HW_INST_EXC_BIT 2 |
Definition at line 47 of file csrng_regs.h.
| #define CSRNG_INTR_ENABLE_REG_OFFSET 0x4 |
Definition at line 43 of file csrng_regs.h.
| #define CSRNG_INTR_ENABLE_REG_RESVAL 0x0u |
Definition at line 44 of file csrng_regs.h.
| #define CSRNG_INTR_STATE_CS_CMD_REQ_DONE_BIT 0 |
Definition at line 37 of file csrng_regs.h.
| #define CSRNG_INTR_STATE_CS_ENTROPY_REQ_BIT 1 |
Definition at line 38 of file csrng_regs.h.
| #define CSRNG_INTR_STATE_CS_FATAL_ERR_BIT 3 |
Definition at line 40 of file csrng_regs.h.
| #define CSRNG_INTR_STATE_CS_HW_INST_EXC_BIT 2 |
Definition at line 39 of file csrng_regs.h.
| #define CSRNG_INTR_STATE_REG_OFFSET 0x0 |
Definition at line 35 of file csrng_regs.h.
| #define CSRNG_INTR_STATE_REG_RESVAL 0x0u |
Definition at line 36 of file csrng_regs.h.
| #define CSRNG_INTR_TEST_CS_CMD_REQ_DONE_BIT 0 |
Definition at line 53 of file csrng_regs.h.
| #define CSRNG_INTR_TEST_CS_ENTROPY_REQ_BIT 1 |
Definition at line 54 of file csrng_regs.h.
| #define CSRNG_INTR_TEST_CS_FATAL_ERR_BIT 3 |
Definition at line 56 of file csrng_regs.h.
| #define CSRNG_INTR_TEST_CS_HW_INST_EXC_BIT 2 |
Definition at line 55 of file csrng_regs.h.
| #define CSRNG_INTR_TEST_REG_OFFSET 0x8 |
Definition at line 51 of file csrng_regs.h.
| #define CSRNG_INTR_TEST_REG_RESVAL 0x0u |
Definition at line 52 of file csrng_regs.h.
| #define CSRNG_MAIN_SM_STATE_MAIN_SM_STATE_FIELD ((bitfield_field32_t) { .mask = CSRNG_MAIN_SM_STATE_MAIN_SM_STATE_MASK, .index = CSRNG_MAIN_SM_STATE_MAIN_SM_STATE_OFFSET }) |
Definition at line 283 of file csrng_regs.h.
| #define CSRNG_MAIN_SM_STATE_MAIN_SM_STATE_MASK 0x3fu |
Definition at line 281 of file csrng_regs.h.
| #define CSRNG_MAIN_SM_STATE_MAIN_SM_STATE_OFFSET 0 |
Definition at line 282 of file csrng_regs.h.
| #define CSRNG_MAIN_SM_STATE_REG_OFFSET 0x78 |
Definition at line 279 of file csrng_regs.h.
| #define CSRNG_MAIN_SM_STATE_REG_RESVAL 0x37u |
Definition at line 280 of file csrng_regs.h.
| #define CSRNG_PARAM_NUM_ALERTS 2 |
Definition at line 23 of file csrng_regs.h.
| #define CSRNG_PARAM_NUM_APPS 3 |
Definition at line 20 of file csrng_regs.h.
| #define CSRNG_PARAM_REG_WIDTH 32 |
Definition at line 26 of file csrng_regs.h.
| #define CSRNG_RECOV_ALERT_STS_ACMD_FLAG0_FIELD_ALERT_BIT 5 |
Definition at line 245 of file csrng_regs.h.
| #define CSRNG_RECOV_ALERT_STS_CMD_STAGE_INVALID_ACMD_ALERT_BIT 13 |
Definition at line 251 of file csrng_regs.h.
| #define CSRNG_RECOV_ALERT_STS_CMD_STAGE_INVALID_CMD_SEQ_ALERT_BIT 15 |
Definition at line 253 of file csrng_regs.h.
| #define CSRNG_RECOV_ALERT_STS_CMD_STAGE_INVALID_GEN_CMD_ALERT_BIT 14 |
Definition at line 252 of file csrng_regs.h.
| #define CSRNG_RECOV_ALERT_STS_CMD_STAGE_RESEED_CNT_ALERT_BIT 16 |
Definition at line 254 of file csrng_regs.h.
| #define CSRNG_RECOV_ALERT_STS_CS_BUS_CMP_ALERT_BIT 12 |
Definition at line 250 of file csrng_regs.h.
| #define CSRNG_RECOV_ALERT_STS_ENABLE_FIELD_ALERT_BIT 0 |
Definition at line 240 of file csrng_regs.h.
| #define CSRNG_RECOV_ALERT_STS_FIPS_FORCE_ENABLE_FIELD_ALERT_BIT 4 |
Definition at line 244 of file csrng_regs.h.
| #define CSRNG_RECOV_ALERT_STS_GEN_ABORT_FIELD_ALERT_BIT 7 |
Definition at line 247 of file csrng_regs.h.
| #define CSRNG_RECOV_ALERT_STS_GEN_ABORT_INVALID_ALERT_BIT 6 |
Definition at line 246 of file csrng_regs.h.
| #define CSRNG_RECOV_ALERT_STS_INT_STATE_HALT_FIELD_ALERT_BIT 8 |
Definition at line 248 of file csrng_regs.h.
| #define CSRNG_RECOV_ALERT_STS_INT_STATE_OVERWRITE_ALERT_BIT 9 |
Definition at line 249 of file csrng_regs.h.
| #define CSRNG_RECOV_ALERT_STS_READ_INT_STATE_FIELD_ALERT_BIT 2 |
Definition at line 242 of file csrng_regs.h.
| #define CSRNG_RECOV_ALERT_STS_REG_OFFSET 0x6c |
Definition at line 238 of file csrng_regs.h.
| #define CSRNG_RECOV_ALERT_STS_REG_RESVAL 0x0u |
Definition at line 239 of file csrng_regs.h.
| #define CSRNG_RECOV_ALERT_STS_SW_APP_ENABLE_FIELD_ALERT_BIT 1 |
Definition at line 241 of file csrng_regs.h.
| #define CSRNG_RECOV_ALERT_STS_WRITE_INT_STATE_FIELD_ALERT_BIT 3 |
Definition at line 243 of file csrng_regs.h.
| #define CSRNG_REGWEN_REG_OFFSET 0x10 |
Definition at line 66 of file csrng_regs.h.
| #define CSRNG_REGWEN_REG_RESVAL 0x1u |
Definition at line 67 of file csrng_regs.h.
| #define CSRNG_REGWEN_REGWEN_BIT 0 |
Definition at line 68 of file csrng_regs.h.
| #define CSRNG_RESEED_COUNTER_0_REG_OFFSET 0x20 |
Definition at line 107 of file csrng_regs.h.
| #define CSRNG_RESEED_COUNTER_0_REG_RESVAL 0x0u |
Definition at line 108 of file csrng_regs.h.
| #define CSRNG_RESEED_COUNTER_1_REG_OFFSET 0x24 |
Definition at line 111 of file csrng_regs.h.
| #define CSRNG_RESEED_COUNTER_1_REG_RESVAL 0x0u |
Definition at line 112 of file csrng_regs.h.
| #define CSRNG_RESEED_COUNTER_2_REG_OFFSET 0x28 |
Definition at line 115 of file csrng_regs.h.
| #define CSRNG_RESEED_COUNTER_2_REG_RESVAL 0x0u |
Definition at line 116 of file csrng_regs.h.
| #define CSRNG_RESEED_COUNTER_MULTIREG_COUNT 3 |
Definition at line 104 of file csrng_regs.h.
| #define CSRNG_RESEED_COUNTER_RESEED_COUNTER_FIELD_WIDTH 32 |
Definition at line 103 of file csrng_regs.h.
| #define CSRNG_RESEED_INTERVAL_REG_OFFSET 0x1c |
Definition at line 99 of file csrng_regs.h.
| #define CSRNG_RESEED_INTERVAL_REG_RESVAL 0xffffffffu |
Definition at line 100 of file csrng_regs.h.
| #define CSRNG_SW_CMD_STS_CMD_ACK_BIT 2 |
Definition at line 122 of file csrng_regs.h.
| #define CSRNG_SW_CMD_STS_CMD_RDY_BIT 1 |
Definition at line 121 of file csrng_regs.h.
| #define CSRNG_SW_CMD_STS_CMD_STS_FIELD ((bitfield_field32_t) { .mask = CSRNG_SW_CMD_STS_CMD_STS_MASK, .index = CSRNG_SW_CMD_STS_CMD_STS_OFFSET }) |
Definition at line 125 of file csrng_regs.h.
| #define CSRNG_SW_CMD_STS_CMD_STS_MASK 0x7u |
Definition at line 123 of file csrng_regs.h.
| #define CSRNG_SW_CMD_STS_CMD_STS_OFFSET 3 |
Definition at line 124 of file csrng_regs.h.
| #define CSRNG_SW_CMD_STS_CMD_STS_VALUE_GEN_ABORTED 0x5 |
Definition at line 132 of file csrng_regs.h.
| #define CSRNG_SW_CMD_STS_CMD_STS_VALUE_INVALID_ACMD 0x1 |
Definition at line 128 of file csrng_regs.h.
| #define CSRNG_SW_CMD_STS_CMD_STS_VALUE_INVALID_CMD_SEQ 0x3 |
Definition at line 130 of file csrng_regs.h.
| #define CSRNG_SW_CMD_STS_CMD_STS_VALUE_INVALID_GEN_CMD 0x2 |
Definition at line 129 of file csrng_regs.h.
| #define CSRNG_SW_CMD_STS_CMD_STS_VALUE_RESEED_CNT_EXCEEDED 0x4 |
Definition at line 131 of file csrng_regs.h.
| #define CSRNG_SW_CMD_STS_CMD_STS_VALUE_SUCCESS 0x0 |
Definition at line 127 of file csrng_regs.h.
| #define CSRNG_SW_CMD_STS_REG_OFFSET 0x2c |
Definition at line 119 of file csrng_regs.h.
| #define CSRNG_SW_CMD_STS_REG_RESVAL 0x0u |
Definition at line 120 of file csrng_regs.h.