dt_adc_ctrl.h

Go to the documentation of this file.

// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Device table API auto-generated by `dtgen`
 
#ifndef OPENTITAN_DT_ADC_CTRL_H_
#define OPENTITAN_DT_ADC_CTRL_H_
 
#ifdef __cplusplus
extern "C" {
#endif  // __cplusplus
 
/**
 * @file
 * @brief Device Tables (DT) for IP adc_ctrl and top earlgrey.
 *
 * This file contains the type definitions and global functions of the adc_ctrl.
 */
 
#include "hw/top/dt/dt_api.h"
#include <stdint.h>
 
 
 
/**
 * List of instances.
 */
typedef enum dt_adc_ctrl {
  kDtAdcCtrlAon = 0, /**< adc_ctrl_aon */
  kDtAdcCtrlFirst = 0, /**< \internal First instance */
  kDtAdcCtrlCount = 1, /**< \internal Number of instances */
} dt_adc_ctrl_t;
 
/**
 * List of register blocks.
 *
 * Register blocks are guaranteed to start at 0 and to be consecutively numbered.
 */
typedef enum dt_adc_ctrl_reg_block {
  kDtAdcCtrlRegBlockCore = 0, /**<  */
  kDtAdcCtrlRegBlockCount = 1, /**< \internal Number of register blocks */
} dt_adc_ctrl_reg_block_t;
 
/** Primary register block (associated with the "primary" set of registers that control the IP). */
static const dt_adc_ctrl_reg_block_t kDtAdcCtrlRegBlockPrimary = kDtAdcCtrlRegBlockCore;
 
/**
 * List of memories.
 *
 * Memories are guaranteed to start at 0 and to be consecutively numbered.
 */
typedef enum dt_adc_ctrl_memory {
  kDtAdcCtrlMemoryCount = 0, /**< \internal Number of memories */
} dt_adc_ctrl_memory_t;
 
/**
 * List of IRQs.
 *
 * IRQs are guaranteed to be numbered consecutively from 0.
 */
typedef enum dt_adc_ctrl_irq {
  kDtAdcCtrlIrqMatchPending = 0, /**< ADC match or measurement event has occurred */
  kDtAdcCtrlIrqCount = 1, /**< \internal Number of IRQs */
} dt_adc_ctrl_irq_t;
 
/**
 * List of Alerts.
 *
 * Alerts are guaranteed to be numbered consecutively from 0.
 */
typedef enum dt_adc_ctrl_alert {
  kDtAdcCtrlAlertFatalFault = 0, /**< This fatal alert is triggered when a fatal TL-UL bus integrity fault is detected. */
  kDtAdcCtrlAlertCount = 1, /**< \internal Number of Alerts */
} dt_adc_ctrl_alert_t;
 
/**
 * List of clock ports.
 *
 * Clock ports are guaranteed to be numbered consecutively from 0.
 */
typedef enum dt_adc_ctrl_clock {
  kDtAdcCtrlClockClk = 0, /**< Clock port clk_i */
  kDtAdcCtrlClockAon = 1, /**< Clock port clk_aon_i */
  kDtAdcCtrlClockCount = 2, /**< \internal Number of clock ports */
} dt_adc_ctrl_clock_t;
 
/**
 * List of reset ports.
 *
 * Reset ports are guaranteed to be numbered consecutively from 0.
 */
typedef enum dt_adc_ctrl_reset {
  kDtAdcCtrlResetRst = 0, /**< Reset port rst_ni */
  kDtAdcCtrlResetAon = 1, /**< Reset port rst_aon_ni */
  kDtAdcCtrlResetCount = 2, /**< \internal Number of reset ports */
} dt_adc_ctrl_reset_t;
 
/**
 * List of wakeups.
 *
 * Wakeups are guaranteed to be numbered consecutively from 0.
 */
typedef enum dt_adc_ctrl_wakeup {
  kDtAdcCtrlWakeupWkupReq = 0, /**< ADC wakeup request */
  kDtAdcCtrlWakeupCount = 1, /**< \internal Number of wakeups */
} dt_adc_ctrl_wakeup_t;
 
/**
 * List of supported hardware features.
 */
#define OPENTITAN_ADC_CTRL_HAS_MODE_NORMAL 1
#define OPENTITAN_ADC_CTRL_HAS_MODE_LOW_POWER 1
#define OPENTITAN_ADC_CTRL_HAS_ONESHOT 1
 
 
 
/**
 * Get the adc_ctrl instance from an instance ID
 *
 * For example, `dt_uart_from_instance_id(kDtInstanceIdUart3) == kDtUart3`.
 *
 * @param inst_id Instance ID.
 * @return A adc_ctrl instance.
 *
 * **Note:** This function only makes sense if the instance ID has device type adc_ctrl,
 * otherwise the returned value is unspecified.
 */
dt_adc_ctrl_t dt_adc_ctrl_from_instance_id(dt_instance_id_t inst_id);
 
/**
 * Get the instance ID of an instance.
 *
 * @param dt Instance of adc_ctrl.
 * @return The instance ID of that instance.
 */
dt_instance_id_t dt_adc_ctrl_instance_id(dt_adc_ctrl_t dt);
 
/**
 * Get the register base address of an instance.
 *
 * @param dt Instance of adc_ctrl.
 * @param reg_block The register block requested.
 * @return The register base address of the requested block.
 */
uint32_t dt_adc_ctrl_reg_block(
    dt_adc_ctrl_t dt,
    dt_adc_ctrl_reg_block_t reg_block);
 
/**
 * Get the primary register base address of an instance.
 *
 * This is just a convenience function, equivalent to
 * `dt_adc_ctrl_reg_block(dt, kDtAdcCtrlRegBlockCore)`
 *
 * @param dt Instance of adc_ctrl.
 * @return The register base address of the primary register block.
 */
static inline uint32_t dt_adc_ctrl_primary_reg_block(
    dt_adc_ctrl_t dt) {
  return dt_adc_ctrl_reg_block(dt, kDtAdcCtrlRegBlockCore);
}
 
/**
 * Get the base address of a memory.
 *
 * @param dt Instance of adc_ctrl.
 * @param mem The memory requested.
 * @return The base address of the requested memory.
 */
uint32_t dt_adc_ctrl_memory_base(
    dt_adc_ctrl_t dt,
    dt_adc_ctrl_memory_t mem);
 
/**
 * Get the size of a memory.
 *
 * @param dt Instance of adc_ctrl.
 * @param mem The memory requested.
 * @return The size of the requested memory.
 */
uint32_t dt_adc_ctrl_memory_size(
    dt_adc_ctrl_t dt,
    dt_adc_ctrl_memory_t mem);
 
/**
 * Get the PLIC ID of a adc_ctrl IRQ for a given instance.
 *
 * If the instance is not connected to the PLIC, this function
 * will return `kDtPlicIrqIdNone`.
 *
 * @param dt Instance of adc_ctrl.
 * @param irq A adc_ctrl IRQ.
 * @return The PLIC ID of the IRQ of this instance.
 */
dt_plic_irq_id_t dt_adc_ctrl_irq_to_plic_id(
    dt_adc_ctrl_t dt,
    dt_adc_ctrl_irq_t irq);
 
/**
 * Convert a global IRQ ID to a local adc_ctrl IRQ type.
 *
 * @param dt Instance of adc_ctrl.
 * @param irq A PLIC ID that belongs to this instance.
 * @return The adc_ctrl IRQ, or `kDtAdcCtrlIrqCount`.
 *
 * **Note:** This function assumes that the PLIC ID belongs to the instance
 * of adc_ctrl passed in parameter. In other words, it must be the case that
 * `dt_adc_ctrl_instance_id(dt) == dt_plic_id_to_instance_id(irq)`. Otherwise, this function
 * will return `kDtAdcCtrlIrqCount`.
 */
dt_adc_ctrl_irq_t dt_adc_ctrl_irq_from_plic_id(
    dt_adc_ctrl_t dt,
    dt_plic_irq_id_t irq);
 
 
/**
 * Get the alert ID of a adc_ctrl alert for a given instance.
 *
 * **Note:** This function only makes sense if the instance is connected to the Alert Handler. For any
 * instances where the instance is not connected, the return value is unspecified.
 *
 * @param dt Instance of adc_ctrl.
 * @param alert A adc_ctrl alert.
 * @return The Alert Handler alert ID of the alert of this instance.
 */
dt_alert_id_t dt_adc_ctrl_alert_to_alert_id(
    dt_adc_ctrl_t dt,
    dt_adc_ctrl_alert_t alert);
 
/**
 * Convert a global alert ID to a local adc_ctrl alert type.
 *
 * @param dt Instance of adc_ctrl.
 * @param alert A global alert ID that belongs to this instance.
 * @return The adc_ctrl alert, or `kDtAdcCtrlAlertCount`.
 *
 * **Note:** This function assumes that the global alert ID belongs to the
 * instance of adc_ctrl passed in parameter. In other words, it must be the case
 * that `dt_adc_ctrl_instance_id(dt) == dt_alert_id_to_instance_id(alert)`. Otherwise,
 * this function will return `kDtAdcCtrlAlertCount`.
 */
dt_adc_ctrl_alert_t dt_adc_ctrl_alert_from_alert_id(
    dt_adc_ctrl_t dt,
    dt_alert_id_t alert);
 
 
 
/**
 * Get the clock signal connected to a clock port of an instance.
 *
 * @param dt Instance of adc_ctrl.
 * @param clk Clock port.
 * @return Clock signal.
 */
dt_clock_t dt_adc_ctrl_clock(
    dt_adc_ctrl_t dt,
    dt_adc_ctrl_clock_t clk);
 
/**
 * Get the reset signal connected to a reset port of an instance.
 *
 * @param dt Instance of adc_ctrl.
 * @param rst Reset port.
 * @return Reset signal.
 */
dt_reset_t dt_adc_ctrl_reset(
    dt_adc_ctrl_t dt,
    dt_adc_ctrl_reset_t rst);
 
 
 
#ifdef __cplusplus
}  // extern "C"
#endif  // __cplusplus
 
#endif  // OPENTITAN_DT_ADC_CTRL_H_