dt_rv_plic.h

Go to the documentation of this file.

// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Device table API auto-generated by `dtgen`
 
#ifndef OPENTITAN_DT_RV_PLIC_H_
#define OPENTITAN_DT_RV_PLIC_H_
 
/**
 * @file
 * @brief Device Tables (DT) for IP rv_plic and top englishbreakfast.
 *
 * This file contains the type definitions and global functions of the rv_plic.
 */
 
#include "dt_api.h"
#include <stdint.h>
 
 
 
/**
 * List of instances.
 */
typedef enum dt_rv_plic {
  kDtRvPlic = 0, /**< rv_plic */
  kDtRvPlicFirst = 0, /**< \internal First instance */
  kDtRvPlicCount = 1, /**< \internal Number of instances */
} dt_rv_plic_t;
 
/**
 * List of register blocks.
 *
 * Register blocks are guaranteed to start at 0 and to be consecutively numbered.
 */
typedef enum dt_rv_plic_reg_block {
  kDtRvPlicRegBlockCore = 0, /**<  */
  kDtRvPlicRegBlockCount = 1, /**< \internal Number of register blocks */
} dt_rv_plic_reg_block_t;
 
/** Primary register block (associated with the "primary" set of registers that control the IP). */
static const dt_rv_plic_reg_block_t kDtRvPlicRegBlockPrimary = kDtRvPlicRegBlockCore;
 
/**
 * List of clock ports.
 *
 * Clock ports are guaranteed to be numbered consecutively from 0.
 */
typedef enum dt_rv_plic_clock {
  kDtRvPlicClockClk = 0, /**< Clock port clk_i */
  kDtRvPlicClockCount = 1, /**< \internal Number of clock ports */
} dt_rv_plic_clock_t;
 
/**
 * List of reset ports.
 *
 * Reset ports are guaranteed to be numbered consecutively from 0.
 */
typedef enum dt_rv_plic_reset {
  kDtRvPlicResetRst = 0, /**< Reset port rst_ni */
  kDtRvPlicResetCount = 1, /**< \internal Number of reset ports */
} dt_rv_plic_reset_t;
 
/**
 * List of supported hardware features.
 */
#define OPENTITAN_RV_PLIC_HAS_PRIORITY 1
#define OPENTITAN_RV_PLIC_HAS_ENABLE 1
 
 
 
/**
 * Get the rv_plic instance from an instance ID
 *
 * For example, `dt_uart_from_instance_id(kDtInstanceIdUart3) == kDtUart3`.
 *
 * @param inst_id Instance ID.
 * @return A rv_plic instance.
 *
 * **Note:** This function only makes sense if the instance ID has device type rv_plic,
 * otherwise the returned value is unspecified.
 */
dt_rv_plic_t dt_rv_plic_from_instance_id(dt_instance_id_t inst_id);
 
/**
 * Get the instance ID of an instance.
 *
 * @param dt Instance of rv_plic.
 * @return The instance ID of that instance.
 */
dt_instance_id_t dt_rv_plic_instance_id(dt_rv_plic_t dt);
 
/**
 * Get the register base address of an instance.
 *
 * @param dt Instance of rv_plic.
 * @param reg_block The register block requested.
 * @return The register base address of the requested block.
 */
uint32_t dt_rv_plic_reg_block(
    dt_rv_plic_t dt,
    dt_rv_plic_reg_block_t reg_block);
 
/**
 * Get the primary register base address of an instance.
 *
 * This is just a convenience function, equivalent to
 * `dt_rv_plic_reg_block(dt, kDtRvPlicRegBlockCore)`
 *
 * @param dt Instance of rv_plic.
 * @return The register base address of the primary register block.
 */
static inline uint32_t dt_rv_plic_primary_reg_block(
    dt_rv_plic_t dt) {
  return dt_rv_plic_reg_block(dt, kDtRvPlicRegBlockCore);
}
 
 
 
 
/**
 * Get the clock signal connected to a clock port of an instance.
 *
 * @param dt Instance of rv_plic.
 * @param clk Clock port.
 * @return Clock signal.
 */
dt_clock_t dt_rv_plic_clock(
    dt_rv_plic_t dt,
    dt_rv_plic_clock_t clk);
 
/**
 * Get the reset signal connected to a reset port of an instance.
 *
 * @param dt Instance of rv_plic.
 * @param rst Reset port.
 * @return Reset signal.
 */
dt_reset_t dt_rv_plic_reset(
    dt_rv_plic_t dt,
    dt_rv_plic_reset_t rst);
 
 
 
#endif  // OPENTITAN_DT_RV_PLIC_H_