otp_ctrl_regs.h

Go to the documentation of this file.

/**
 * @file
 * @brief Generated register defines for otp_ctrl
 */
 
// Copyright information found in source file:
// Copyright lowRISC contributors (OpenTitan project).
 
// Licensing information found in source file:
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
 
#ifndef _OTP_CTRL_REG_DEFS_
#define _OTP_CTRL_REG_DEFS_
 
#ifdef __cplusplus
extern "C" {
#endif
// Number of key slots
#define OTP_CTRL_PARAM_NUM_SRAM_KEY_REQ_SLOTS 5
 
// Number of native words.
#define OTP_CTRL_PARAM_OTP_DEPTH 1032
 
// Number of bytes in native words.
#define OTP_CTRL_PARAM_OTP_WIDTH 2
 
// Number of bits to represent the native words per transaction.
#define OTP_CTRL_PARAM_OTP_SIZE_WIDTH 2
 
// Width of the OTP byte address.
#define OTP_CTRL_PARAM_OTP_BYTE_ADDR_WIDTH 12
 
// Number of error register entries.
#define OTP_CTRL_PARAM_NUM_ERROR_ENTRIES 13
 
// Number of 32bit words in the DAI.
#define OTP_CTRL_PARAM_NUM_DAI_WORDS 2
 
// Size of the digest fields in 32bit words.
#define OTP_CTRL_PARAM_NUM_DIGEST_WORDS 2
 
// Size of the TL-UL window in 32bit words. Note that the effective partition
// size is smaller than that.
#define OTP_CTRL_PARAM_NUM_SW_CFG_WINDOW_WORDS 1024
 
// Number of partitions
#define OTP_CTRL_PARAM_NUM_PART 11
 
// Number of unbuffered partitions
#define OTP_CTRL_PARAM_NUM_PART_UNBUF 5
 
// Number of buffered partitions (including 1 lifecycle partition)
#define OTP_CTRL_PARAM_NUM_PART_BUF 6
 
// Offset of the VENDOR_TEST partition
#define OTP_CTRL_PARAM_VENDOR_TEST_OFFSET 0
 
// Size of the VENDOR_TEST partition
#define OTP_CTRL_PARAM_VENDOR_TEST_SIZE 64
 
// Offset of SCRATCH
#define OTP_CTRL_PARAM_SCRATCH_OFFSET 0
 
// Size of SCRATCH
#define OTP_CTRL_PARAM_SCRATCH_SIZE 56
 
// Offset of VENDOR_TEST_DIGEST
#define OTP_CTRL_PARAM_VENDOR_TEST_DIGEST_OFFSET 56
 
// Size of VENDOR_TEST_DIGEST
#define OTP_CTRL_PARAM_VENDOR_TEST_DIGEST_SIZE 8
 
// Offset of the CREATOR_SW_CFG partition
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_OFFSET 64
 
// Size of the CREATOR_SW_CFG partition
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_SIZE 400
 
// Offset of CREATOR_SW_CFG_AST_CFG
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_AST_CFG_OFFSET 64
 
// Size of CREATOR_SW_CFG_AST_CFG
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_AST_CFG_SIZE 216
 
// Offset of CREATOR_SW_CFG_AST_INIT_EN
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_AST_INIT_EN_OFFSET 280
 
// Size of CREATOR_SW_CFG_AST_INIT_EN
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_AST_INIT_EN_SIZE 4
 
// Offset of CREATOR_SW_CFG_ROM_EXT_SKU
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_ROM_EXT_SKU_OFFSET 284
 
// Size of CREATOR_SW_CFG_ROM_EXT_SKU
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_ROM_EXT_SKU_SIZE 4
 
// Offset of CREATOR_SW_CFG_SIGVERIFY_SPX_EN
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_SIGVERIFY_SPX_EN_OFFSET 288
 
// Size of CREATOR_SW_CFG_SIGVERIFY_SPX_EN
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_SIGVERIFY_SPX_EN_SIZE 4
 
// Offset of CREATOR_SW_CFG_NVM_DATA_DEFAULT_CFG
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_NVM_DATA_DEFAULT_CFG_OFFSET 292
 
// Size of CREATOR_SW_CFG_NVM_DATA_DEFAULT_CFG
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_NVM_DATA_DEFAULT_CFG_SIZE 4
 
// Offset of CREATOR_SW_CFG_NVM_INFO_BOOT_DATA_CFG
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_NVM_INFO_BOOT_DATA_CFG_OFFSET 296
 
// Size of CREATOR_SW_CFG_NVM_INFO_BOOT_DATA_CFG
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_NVM_INFO_BOOT_DATA_CFG_SIZE 4
 
// Offset of CREATOR_SW_CFG_NVM_HW_INFO_CFG_OVERRIDE
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_NVM_HW_INFO_CFG_OVERRIDE_OFFSET 300
 
// Size of CREATOR_SW_CFG_NVM_HW_INFO_CFG_OVERRIDE
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_NVM_HW_INFO_CFG_OVERRIDE_SIZE 4
 
// Offset of CREATOR_SW_CFG_RNG_EN
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_EN_OFFSET 304
 
// Size of CREATOR_SW_CFG_RNG_EN
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_EN_SIZE 4
 
// Offset of CREATOR_SW_CFG_JITTER_EN
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_JITTER_EN_OFFSET 308
 
// Size of CREATOR_SW_CFG_JITTER_EN
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_JITTER_EN_SIZE 4
 
// Offset of CREATOR_SW_CFG_RET_RAM_RESET_MASK
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RET_RAM_RESET_MASK_OFFSET 312
 
// Size of CREATOR_SW_CFG_RET_RAM_RESET_MASK
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RET_RAM_RESET_MASK_SIZE 4
 
// Offset of CREATOR_SW_CFG_MANUF_STATE
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_MANUF_STATE_OFFSET 316
 
// Size of CREATOR_SW_CFG_MANUF_STATE
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_MANUF_STATE_SIZE 4
 
// Offset of CREATOR_SW_CFG_ROM_EXEC_EN
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_ROM_EXEC_EN_OFFSET 320
 
// Size of CREATOR_SW_CFG_ROM_EXEC_EN
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_ROM_EXEC_EN_SIZE 4
 
// Offset of CREATOR_SW_CFG_CPUCTRL
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_CPUCTRL_OFFSET 324
 
// Size of CREATOR_SW_CFG_CPUCTRL
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_CPUCTRL_SIZE 4
 
// Offset of CREATOR_SW_CFG_MIN_SEC_VER_ROM_EXT
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_MIN_SEC_VER_ROM_EXT_OFFSET 328
 
// Size of CREATOR_SW_CFG_MIN_SEC_VER_ROM_EXT
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_MIN_SEC_VER_ROM_EXT_SIZE 4
 
// Offset of CREATOR_SW_CFG_MIN_SEC_VER_BL0
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_MIN_SEC_VER_BL0_OFFSET 332
 
// Size of CREATOR_SW_CFG_MIN_SEC_VER_BL0
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_MIN_SEC_VER_BL0_SIZE 4
 
// Offset of CREATOR_SW_CFG_DEFAULT_BOOT_DATA_IN_PROD_EN
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_DEFAULT_BOOT_DATA_IN_PROD_EN_OFFSET 336
 
// Size of CREATOR_SW_CFG_DEFAULT_BOOT_DATA_IN_PROD_EN
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_DEFAULT_BOOT_DATA_IN_PROD_EN_SIZE 4
 
// Offset of CREATOR_SW_CFG_RMA_SPIN_EN
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RMA_SPIN_EN_OFFSET 340
 
// Size of CREATOR_SW_CFG_RMA_SPIN_EN
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RMA_SPIN_EN_SIZE 4
 
// Offset of CREATOR_SW_CFG_RMA_SPIN_CYCLES
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RMA_SPIN_CYCLES_OFFSET 344
 
// Size of CREATOR_SW_CFG_RMA_SPIN_CYCLES
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RMA_SPIN_CYCLES_SIZE 4
 
// Offset of CREATOR_SW_CFG_RNG_REPCNT_THRESHOLDS
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_REPCNT_THRESHOLDS_OFFSET 348
 
// Size of CREATOR_SW_CFG_RNG_REPCNT_THRESHOLDS
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_REPCNT_THRESHOLDS_SIZE 4
 
// Offset of CREATOR_SW_CFG_RNG_REPCNTS_THRESHOLDS
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_REPCNTS_THRESHOLDS_OFFSET 352
 
// Size of CREATOR_SW_CFG_RNG_REPCNTS_THRESHOLDS
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_REPCNTS_THRESHOLDS_SIZE 4
 
// Offset of CREATOR_SW_CFG_RNG_ADAPTP_HI_THRESHOLDS
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_ADAPTP_HI_THRESHOLDS_OFFSET 356
 
// Size of CREATOR_SW_CFG_RNG_ADAPTP_HI_THRESHOLDS
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_ADAPTP_HI_THRESHOLDS_SIZE 4
 
// Offset of CREATOR_SW_CFG_RNG_ADAPTP_LO_THRESHOLDS
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_ADAPTP_LO_THRESHOLDS_OFFSET 360
 
// Size of CREATOR_SW_CFG_RNG_ADAPTP_LO_THRESHOLDS
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_ADAPTP_LO_THRESHOLDS_SIZE 4
 
// Offset of CREATOR_SW_CFG_RNG_ADAPTPS_THRESHOLDS
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_ADAPTPS_THRESHOLDS_OFFSET 364
 
// Size of CREATOR_SW_CFG_RNG_ADAPTPS_THRESHOLDS
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_ADAPTPS_THRESHOLDS_SIZE 4
 
// Offset of CREATOR_SW_CFG_RNG_BUCKET_THRESHOLDS
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_BUCKET_THRESHOLDS_OFFSET 368
 
// Size of CREATOR_SW_CFG_RNG_BUCKET_THRESHOLDS
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_BUCKET_THRESHOLDS_SIZE 4
 
// Offset of CREATOR_SW_CFG_RNG_MARKOV_HI_THRESHOLDS
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_MARKOV_HI_THRESHOLDS_OFFSET 372
 
// Size of CREATOR_SW_CFG_RNG_MARKOV_HI_THRESHOLDS
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_MARKOV_HI_THRESHOLDS_SIZE 4
 
// Offset of CREATOR_SW_CFG_RNG_MARKOV_LO_THRESHOLDS
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_MARKOV_LO_THRESHOLDS_OFFSET 376
 
// Size of CREATOR_SW_CFG_RNG_MARKOV_LO_THRESHOLDS
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_MARKOV_LO_THRESHOLDS_SIZE 4
 
// Offset of CREATOR_SW_CFG_RNG_EXTHT_HI_THRESHOLDS
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_EXTHT_HI_THRESHOLDS_OFFSET 380
 
// Size of CREATOR_SW_CFG_RNG_EXTHT_HI_THRESHOLDS
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_EXTHT_HI_THRESHOLDS_SIZE 4
 
// Offset of CREATOR_SW_CFG_RNG_EXTHT_LO_THRESHOLDS
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_EXTHT_LO_THRESHOLDS_OFFSET 384
 
// Size of CREATOR_SW_CFG_RNG_EXTHT_LO_THRESHOLDS
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_EXTHT_LO_THRESHOLDS_SIZE 4
 
// Offset of CREATOR_SW_CFG_RNG_BOOT_ALERT_THRESHOLD
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_BOOT_ALERT_THRESHOLD_OFFSET 388
 
// Size of CREATOR_SW_CFG_RNG_BOOT_ALERT_THRESHOLD
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_BOOT_ALERT_THRESHOLD_SIZE 4
 
// Offset of CREATOR_SW_CFG_RNG_FIPS_ALERT_THRESHOLD
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_FIPS_ALERT_THRESHOLD_OFFSET 392
 
// Size of CREATOR_SW_CFG_RNG_FIPS_ALERT_THRESHOLD
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_FIPS_ALERT_THRESHOLD_SIZE 4
 
// Offset of CREATOR_SW_CFG_RNG_BOOT_CONFIG_DIGEST
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_BOOT_CONFIG_DIGEST_OFFSET 396
 
// Size of CREATOR_SW_CFG_RNG_BOOT_CONFIG_DIGEST
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_BOOT_CONFIG_DIGEST_SIZE 4
 
// Offset of CREATOR_SW_CFG_RNG_FIPS_CONFIG_DIGEST
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_FIPS_CONFIG_DIGEST_OFFSET 400
 
// Size of CREATOR_SW_CFG_RNG_FIPS_CONFIG_DIGEST
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_RNG_FIPS_CONFIG_DIGEST_SIZE 4
 
// Offset of CREATOR_SW_CFG_SRAM_KEY_RENEW_AND_INIT_EN
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_SRAM_KEY_RENEW_AND_INIT_EN_OFFSET 404
 
// Size of CREATOR_SW_CFG_SRAM_KEY_RENEW_AND_INIT_EN
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_SRAM_KEY_RENEW_AND_INIT_EN_SIZE 4
 
// Offset of CREATOR_SW_CFG_IMMUTABLE_ROM_EXT_EN
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_IMMUTABLE_ROM_EXT_EN_OFFSET 408
 
// Size of CREATOR_SW_CFG_IMMUTABLE_ROM_EXT_EN
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_IMMUTABLE_ROM_EXT_EN_SIZE 4
 
// Offset of CREATOR_SW_CFG_IMMUTABLE_ROM_EXT_START_OFFSET
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_IMMUTABLE_ROM_EXT_START_OFFSET_OFFSET 412
 
// Size of CREATOR_SW_CFG_IMMUTABLE_ROM_EXT_START_OFFSET
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_IMMUTABLE_ROM_EXT_START_OFFSET_SIZE 4
 
// Offset of CREATOR_SW_CFG_IMMUTABLE_ROM_EXT_LENGTH
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_IMMUTABLE_ROM_EXT_LENGTH_OFFSET 416
 
// Size of CREATOR_SW_CFG_IMMUTABLE_ROM_EXT_LENGTH
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_IMMUTABLE_ROM_EXT_LENGTH_SIZE 4
 
// Offset of CREATOR_SW_CFG_IMMUTABLE_ROM_EXT_SHA256_HASH
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_IMMUTABLE_ROM_EXT_SHA256_HASH_OFFSET 420
 
// Size of CREATOR_SW_CFG_IMMUTABLE_ROM_EXT_SHA256_HASH
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_IMMUTABLE_ROM_EXT_SHA256_HASH_SIZE 32
 
// Offset of CREATOR_SW_CFG_DIGEST
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_DIGEST_OFFSET 456
 
// Size of CREATOR_SW_CFG_DIGEST
#define OTP_CTRL_PARAM_CREATOR_SW_CFG_DIGEST_SIZE 8
 
// Offset of the OWNER_SW_CFG partition
#define OTP_CTRL_PARAM_OWNER_SW_CFG_OFFSET 464
 
// Size of the OWNER_SW_CFG partition
#define OTP_CTRL_PARAM_OWNER_SW_CFG_SIZE 672
 
// Offset of OWNER_SW_CFG_ROM_ERROR_REPORTING
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ERROR_REPORTING_OFFSET 464
 
// Size of OWNER_SW_CFG_ROM_ERROR_REPORTING
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ERROR_REPORTING_SIZE 4
 
// Offset of OWNER_SW_CFG_ROM_BOOTSTRAP_DIS
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_BOOTSTRAP_DIS_OFFSET 468
 
// Size of OWNER_SW_CFG_ROM_BOOTSTRAP_DIS
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_BOOTSTRAP_DIS_SIZE 4
 
// Offset of OWNER_SW_CFG_ROM_ALERT_CLASS_EN
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ALERT_CLASS_EN_OFFSET 472
 
// Size of OWNER_SW_CFG_ROM_ALERT_CLASS_EN
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ALERT_CLASS_EN_SIZE 4
 
// Offset of OWNER_SW_CFG_ROM_ALERT_ESCALATION
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ALERT_ESCALATION_OFFSET 476
 
// Size of OWNER_SW_CFG_ROM_ALERT_ESCALATION
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ALERT_ESCALATION_SIZE 4
 
// Offset of OWNER_SW_CFG_ROM_ALERT_CLASSIFICATION
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ALERT_CLASSIFICATION_OFFSET 480
 
// Size of OWNER_SW_CFG_ROM_ALERT_CLASSIFICATION
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ALERT_CLASSIFICATION_SIZE 320
 
// Offset of OWNER_SW_CFG_ROM_LOCAL_ALERT_CLASSIFICATION
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_LOCAL_ALERT_CLASSIFICATION_OFFSET 800
 
// Size of OWNER_SW_CFG_ROM_LOCAL_ALERT_CLASSIFICATION
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_LOCAL_ALERT_CLASSIFICATION_SIZE 64
 
// Offset of OWNER_SW_CFG_ROM_ALERT_ACCUM_THRESH
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ALERT_ACCUM_THRESH_OFFSET 864
 
// Size of OWNER_SW_CFG_ROM_ALERT_ACCUM_THRESH
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ALERT_ACCUM_THRESH_SIZE 16
 
// Offset of OWNER_SW_CFG_ROM_ALERT_TIMEOUT_CYCLES
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ALERT_TIMEOUT_CYCLES_OFFSET 880
 
// Size of OWNER_SW_CFG_ROM_ALERT_TIMEOUT_CYCLES
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ALERT_TIMEOUT_CYCLES_SIZE 16
 
// Offset of OWNER_SW_CFG_ROM_ALERT_PHASE_CYCLES
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ALERT_PHASE_CYCLES_OFFSET 896
 
// Size of OWNER_SW_CFG_ROM_ALERT_PHASE_CYCLES
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ALERT_PHASE_CYCLES_SIZE 64
 
// Offset of OWNER_SW_CFG_ROM_ALERT_DIGEST_PROD
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ALERT_DIGEST_PROD_OFFSET 960
 
// Size of OWNER_SW_CFG_ROM_ALERT_DIGEST_PROD
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ALERT_DIGEST_PROD_SIZE 4
 
// Offset of OWNER_SW_CFG_ROM_ALERT_DIGEST_PROD_END
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ALERT_DIGEST_PROD_END_OFFSET 964
 
// Size of OWNER_SW_CFG_ROM_ALERT_DIGEST_PROD_END
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ALERT_DIGEST_PROD_END_SIZE 4
 
// Offset of OWNER_SW_CFG_ROM_ALERT_DIGEST_DEV
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ALERT_DIGEST_DEV_OFFSET 968
 
// Size of OWNER_SW_CFG_ROM_ALERT_DIGEST_DEV
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ALERT_DIGEST_DEV_SIZE 4
 
// Offset of OWNER_SW_CFG_ROM_ALERT_DIGEST_RMA
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ALERT_DIGEST_RMA_OFFSET 972
 
// Size of OWNER_SW_CFG_ROM_ALERT_DIGEST_RMA
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_ALERT_DIGEST_RMA_SIZE 4
 
// Offset of OWNER_SW_CFG_ROM_WATCHDOG_BITE_THRESHOLD_CYCLES
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_WATCHDOG_BITE_THRESHOLD_CYCLES_OFFSET \
  976
 
// Size of OWNER_SW_CFG_ROM_WATCHDOG_BITE_THRESHOLD_CYCLES
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_WATCHDOG_BITE_THRESHOLD_CYCLES_SIZE 4
 
// Offset of OWNER_SW_CFG_ROM_KEYMGR_OTP_MEAS_EN
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_KEYMGR_OTP_MEAS_EN_OFFSET 980
 
// Size of OWNER_SW_CFG_ROM_KEYMGR_OTP_MEAS_EN
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_KEYMGR_OTP_MEAS_EN_SIZE 4
 
// Offset of OWNER_SW_CFG_MANUF_STATE
#define OTP_CTRL_PARAM_OWNER_SW_CFG_MANUF_STATE_OFFSET 984
 
// Size of OWNER_SW_CFG_MANUF_STATE
#define OTP_CTRL_PARAM_OWNER_SW_CFG_MANUF_STATE_SIZE 4
 
// Offset of OWNER_SW_CFG_ROM_RSTMGR_INFO_EN
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_RSTMGR_INFO_EN_OFFSET 988
 
// Size of OWNER_SW_CFG_ROM_RSTMGR_INFO_EN
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_RSTMGR_INFO_EN_SIZE 4
 
// Offset of OWNER_SW_CFG_ROM_EXT_BOOTSTRAP_EN
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_EXT_BOOTSTRAP_EN_OFFSET 992
 
// Size of OWNER_SW_CFG_ROM_EXT_BOOTSTRAP_EN
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_EXT_BOOTSTRAP_EN_SIZE 4
 
// Offset of OWNER_SW_CFG_ROM_SENSOR_CTRL_ALERT_CFG
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_SENSOR_CTRL_ALERT_CFG_OFFSET 996
 
// Size of OWNER_SW_CFG_ROM_SENSOR_CTRL_ALERT_CFG
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_SENSOR_CTRL_ALERT_CFG_SIZE 12
 
// Offset of OWNER_SW_CFG_ROM_SRAM_READBACK_EN
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_SRAM_READBACK_EN_OFFSET 1008
 
// Size of OWNER_SW_CFG_ROM_SRAM_READBACK_EN
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_SRAM_READBACK_EN_SIZE 4
 
// Offset of OWNER_SW_CFG_ROM_PRESERVE_RESET_REASON_EN
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_PRESERVE_RESET_REASON_EN_OFFSET 1012
 
// Size of OWNER_SW_CFG_ROM_PRESERVE_RESET_REASON_EN
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_PRESERVE_RESET_REASON_EN_SIZE 4
 
// Offset of OWNER_SW_CFG_ROM_RESET_REASON_CHECK_VALUE
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_RESET_REASON_CHECK_VALUE_OFFSET 1016
 
// Size of OWNER_SW_CFG_ROM_RESET_REASON_CHECK_VALUE
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_RESET_REASON_CHECK_VALUE_SIZE 4
 
// Offset of OWNER_SW_CFG_ROM_BANNER_EN
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_BANNER_EN_OFFSET 1020
 
// Size of OWNER_SW_CFG_ROM_BANNER_EN
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_BANNER_EN_SIZE 4
 
// Offset of OWNER_SW_CFG_ROM_NVM_ECC_EXC_HANDLER_EN
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_NVM_ECC_EXC_HANDLER_EN_OFFSET 1024
 
// Size of OWNER_SW_CFG_ROM_NVM_ECC_EXC_HANDLER_EN
#define OTP_CTRL_PARAM_OWNER_SW_CFG_ROM_NVM_ECC_EXC_HANDLER_EN_SIZE 4
 
// Offset of OWNER_SW_CFG_RESERVED
#define OTP_CTRL_PARAM_OWNER_SW_CFG_RESERVED_OFFSET 1028
 
// Size of OWNER_SW_CFG_RESERVED
#define OTP_CTRL_PARAM_OWNER_SW_CFG_RESERVED_SIZE 96
 
// Offset of OWNER_SW_CFG_DIGEST
#define OTP_CTRL_PARAM_OWNER_SW_CFG_DIGEST_OFFSET 1128
 
// Size of OWNER_SW_CFG_DIGEST
#define OTP_CTRL_PARAM_OWNER_SW_CFG_DIGEST_SIZE 8
 
// Offset of the ROT_CREATOR_AUTH_CODESIGN partition
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_OFFSET 1136
 
// Size of the ROT_CREATOR_AUTH_CODESIGN partition
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SIZE 472
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY_TYPE0
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY_TYPE0_OFFSET 1136
 
// Size of ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY_TYPE0
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY_TYPE0_SIZE 4
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY0
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY0_OFFSET 1140
 
// Size of ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY0
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY0_SIZE 64
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY_TYPE1
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY_TYPE1_OFFSET 1204
 
// Size of ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY_TYPE1
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY_TYPE1_SIZE 4
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY1
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY1_OFFSET 1208
 
// Size of ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY1
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY1_SIZE 64
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY_TYPE2
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY_TYPE2_OFFSET 1272
 
// Size of ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY_TYPE2
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY_TYPE2_SIZE 4
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY2
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY2_OFFSET 1276
 
// Size of ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY2
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY2_SIZE 64
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY_TYPE3
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY_TYPE3_OFFSET 1340
 
// Size of ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY_TYPE3
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY_TYPE3_SIZE 4
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY3
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY3_OFFSET 1344
 
// Size of ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY3
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_ECDSA_KEY3_SIZE 64
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_TYPE0
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_TYPE0_OFFSET 1408
 
// Size of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_TYPE0
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_TYPE0_SIZE 4
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY0
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY0_OFFSET 1412
 
// Size of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY0
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY0_SIZE 32
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_CONFIG0
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_CONFIG0_OFFSET 1444
 
// Size of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_CONFIG0
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_CONFIG0_SIZE 4
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_TYPE1
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_TYPE1_OFFSET 1448
 
// Size of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_TYPE1
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_TYPE1_SIZE 4
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY1
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY1_OFFSET 1452
 
// Size of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY1
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY1_SIZE 32
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_CONFIG1
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_CONFIG1_OFFSET 1484
 
// Size of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_CONFIG1
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_CONFIG1_SIZE 4
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_TYPE2
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_TYPE2_OFFSET 1488
 
// Size of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_TYPE2
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_TYPE2_SIZE 4
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY2
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY2_OFFSET 1492
 
// Size of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY2
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY2_SIZE 32
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_CONFIG2
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_CONFIG2_OFFSET 1524
 
// Size of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_CONFIG2
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_CONFIG2_SIZE 4
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_TYPE3
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_TYPE3_OFFSET 1528
 
// Size of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_TYPE3
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_TYPE3_SIZE 4
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY3
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY3_OFFSET 1532
 
// Size of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY3
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY3_SIZE 32
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_CONFIG3
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_CONFIG3_OFFSET 1564
 
// Size of ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_CONFIG3
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_SPX_KEY_CONFIG3_SIZE 4
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_BLOCK_SHA2_256_HASH
#define OTP_CTRL_PARAM_ROTCREATORAUTHCODESIGNBLOCKSHA2_256HASHOFFSET 1568
 
// Size of ROT_CREATOR_AUTH_CODESIGN_BLOCK_SHA2_256_HASH
#define OTP_CTRL_PARAM_ROTCREATORAUTHCODESIGNBLOCKSHA2_256HASHSIZE 32
 
// Offset of ROT_CREATOR_AUTH_CODESIGN_DIGEST
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_DIGEST_OFFSET 1600
 
// Size of ROT_CREATOR_AUTH_CODESIGN_DIGEST
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_CODESIGN_DIGEST_SIZE 8
 
// Offset of the ROT_CREATOR_AUTH_STATE partition
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_STATE_OFFSET 1608
 
// Size of the ROT_CREATOR_AUTH_STATE partition
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_STATE_SIZE 40
 
// Offset of ROT_CREATOR_AUTH_STATE_ECDSA_KEY0
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_STATE_ECDSA_KEY0_OFFSET 1608
 
// Size of ROT_CREATOR_AUTH_STATE_ECDSA_KEY0
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_STATE_ECDSA_KEY0_SIZE 4
 
// Offset of ROT_CREATOR_AUTH_STATE_ECDSA_KEY1
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_STATE_ECDSA_KEY1_OFFSET 1612
 
// Size of ROT_CREATOR_AUTH_STATE_ECDSA_KEY1
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_STATE_ECDSA_KEY1_SIZE 4
 
// Offset of ROT_CREATOR_AUTH_STATE_ECDSA_KEY2
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_STATE_ECDSA_KEY2_OFFSET 1616
 
// Size of ROT_CREATOR_AUTH_STATE_ECDSA_KEY2
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_STATE_ECDSA_KEY2_SIZE 4
 
// Offset of ROT_CREATOR_AUTH_STATE_ECDSA_KEY3
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_STATE_ECDSA_KEY3_OFFSET 1620
 
// Size of ROT_CREATOR_AUTH_STATE_ECDSA_KEY3
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_STATE_ECDSA_KEY3_SIZE 4
 
// Offset of ROT_CREATOR_AUTH_STATE_SPX_KEY0
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_STATE_SPX_KEY0_OFFSET 1624
 
// Size of ROT_CREATOR_AUTH_STATE_SPX_KEY0
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_STATE_SPX_KEY0_SIZE 4
 
// Offset of ROT_CREATOR_AUTH_STATE_SPX_KEY1
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_STATE_SPX_KEY1_OFFSET 1628
 
// Size of ROT_CREATOR_AUTH_STATE_SPX_KEY1
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_STATE_SPX_KEY1_SIZE 4
 
// Offset of ROT_CREATOR_AUTH_STATE_SPX_KEY2
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_STATE_SPX_KEY2_OFFSET 1632
 
// Size of ROT_CREATOR_AUTH_STATE_SPX_KEY2
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_STATE_SPX_KEY2_SIZE 4
 
// Offset of ROT_CREATOR_AUTH_STATE_SPX_KEY3
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_STATE_SPX_KEY3_OFFSET 1636
 
// Size of ROT_CREATOR_AUTH_STATE_SPX_KEY3
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_STATE_SPX_KEY3_SIZE 4
 
// Offset of ROT_CREATOR_AUTH_STATE_DIGEST
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_STATE_DIGEST_OFFSET 1640
 
// Size of ROT_CREATOR_AUTH_STATE_DIGEST
#define OTP_CTRL_PARAM_ROT_CREATOR_AUTH_STATE_DIGEST_SIZE 8
 
// Offset of the HW_CFG0 partition
#define OTP_CTRL_PARAM_HW_CFG0_OFFSET 1648
 
// Size of the HW_CFG0 partition
#define OTP_CTRL_PARAM_HW_CFG0_SIZE 72
 
// Offset of DEVICE_ID
#define OTP_CTRL_PARAM_DEVICE_ID_OFFSET 1648
 
// Size of DEVICE_ID
#define OTP_CTRL_PARAM_DEVICE_ID_SIZE 32
 
// Offset of MANUF_STATE
#define OTP_CTRL_PARAM_MANUF_STATE_OFFSET 1680
 
// Size of MANUF_STATE
#define OTP_CTRL_PARAM_MANUF_STATE_SIZE 32
 
// Offset of HW_CFG0_DIGEST
#define OTP_CTRL_PARAM_HW_CFG0_DIGEST_OFFSET 1712
 
// Size of HW_CFG0_DIGEST
#define OTP_CTRL_PARAM_HW_CFG0_DIGEST_SIZE 8
 
// Offset of the HW_CFG1 partition
#define OTP_CTRL_PARAM_HW_CFG1_OFFSET 1720
 
// Size of the HW_CFG1 partition
#define OTP_CTRL_PARAM_HW_CFG1_SIZE 16
 
// Offset of EN_SRAM_IFETCH
#define OTP_CTRL_PARAM_EN_SRAM_IFETCH_OFFSET 1720
 
// Size of EN_SRAM_IFETCH
#define OTP_CTRL_PARAM_EN_SRAM_IFETCH_SIZE 1
 
// Offset of DIS_RV_DM_LATE_DEBUG
#define OTP_CTRL_PARAM_DIS_RV_DM_LATE_DEBUG_OFFSET 1721
 
// Size of DIS_RV_DM_LATE_DEBUG
#define OTP_CTRL_PARAM_DIS_RV_DM_LATE_DEBUG_SIZE 1
 
// Offset of HW_CFG1_DIGEST
#define OTP_CTRL_PARAM_HW_CFG1_DIGEST_OFFSET 1728
 
// Size of HW_CFG1_DIGEST
#define OTP_CTRL_PARAM_HW_CFG1_DIGEST_SIZE 8
 
// Offset of the SECRET0 partition
#define OTP_CTRL_PARAM_SECRET0_OFFSET 1736
 
// Size of the SECRET0 partition
#define OTP_CTRL_PARAM_SECRET0_SIZE 48
 
// Offset of TEST_UNLOCK_TOKEN
#define OTP_CTRL_PARAM_TEST_UNLOCK_TOKEN_OFFSET 1736
 
// Size of TEST_UNLOCK_TOKEN
#define OTP_CTRL_PARAM_TEST_UNLOCK_TOKEN_SIZE 16
 
// Offset of TEST_EXIT_TOKEN
#define OTP_CTRL_PARAM_TEST_EXIT_TOKEN_OFFSET 1752
 
// Size of TEST_EXIT_TOKEN
#define OTP_CTRL_PARAM_TEST_EXIT_TOKEN_SIZE 16
 
// Offset of SECRET0_DIGEST
#define OTP_CTRL_PARAM_SECRET0_DIGEST_OFFSET 1768
 
// Size of SECRET0_DIGEST
#define OTP_CTRL_PARAM_SECRET0_DIGEST_SIZE 8
 
// Offset of SECRET0_ZER
#define OTP_CTRL_PARAM_SECRET0_ZER_OFFSET 1776
 
// Size of SECRET0_ZER
#define OTP_CTRL_PARAM_SECRET0_ZER_SIZE 8
 
// Offset of the SECRET1 partition
#define OTP_CTRL_PARAM_SECRET1_OFFSET 1784
 
// Size of the SECRET1 partition
#define OTP_CTRL_PARAM_SECRET1_SIZE 96
 
// Offset of NVM_ADDR_KEY_SEED
#define OTP_CTRL_PARAM_NVM_ADDR_KEY_SEED_OFFSET 1784
 
// Size of NVM_ADDR_KEY_SEED
#define OTP_CTRL_PARAM_NVM_ADDR_KEY_SEED_SIZE 32
 
// Offset of NVM_DATA_KEY_SEED
#define OTP_CTRL_PARAM_NVM_DATA_KEY_SEED_OFFSET 1816
 
// Size of NVM_DATA_KEY_SEED
#define OTP_CTRL_PARAM_NVM_DATA_KEY_SEED_SIZE 32
 
// Offset of SRAM_DATA_KEY_SEED
#define OTP_CTRL_PARAM_SRAM_DATA_KEY_SEED_OFFSET 1848
 
// Size of SRAM_DATA_KEY_SEED
#define OTP_CTRL_PARAM_SRAM_DATA_KEY_SEED_SIZE 16
 
// Offset of SECRET1_DIGEST
#define OTP_CTRL_PARAM_SECRET1_DIGEST_OFFSET 1864
 
// Size of SECRET1_DIGEST
#define OTP_CTRL_PARAM_SECRET1_DIGEST_SIZE 8
 
// Offset of SECRET1_ZER
#define OTP_CTRL_PARAM_SECRET1_ZER_OFFSET 1872
 
// Size of SECRET1_ZER
#define OTP_CTRL_PARAM_SECRET1_ZER_SIZE 8
 
// Offset of the SECRET2 partition
#define OTP_CTRL_PARAM_SECRET2_OFFSET 1880
 
// Size of the SECRET2 partition
#define OTP_CTRL_PARAM_SECRET2_SIZE 96
 
// Offset of RMA_TOKEN
#define OTP_CTRL_PARAM_RMA_TOKEN_OFFSET 1880
 
// Size of RMA_TOKEN
#define OTP_CTRL_PARAM_RMA_TOKEN_SIZE 16
 
// Offset of CREATOR_ROOT_KEY_SHARE0
#define OTP_CTRL_PARAM_CREATOR_ROOT_KEY_SHARE0_OFFSET 1896
 
// Size of CREATOR_ROOT_KEY_SHARE0
#define OTP_CTRL_PARAM_CREATOR_ROOT_KEY_SHARE0_SIZE 32
 
// Offset of CREATOR_ROOT_KEY_SHARE1
#define OTP_CTRL_PARAM_CREATOR_ROOT_KEY_SHARE1_OFFSET 1928
 
// Size of CREATOR_ROOT_KEY_SHARE1
#define OTP_CTRL_PARAM_CREATOR_ROOT_KEY_SHARE1_SIZE 32
 
// Offset of SECRET2_DIGEST
#define OTP_CTRL_PARAM_SECRET2_DIGEST_OFFSET 1960
 
// Size of SECRET2_DIGEST
#define OTP_CTRL_PARAM_SECRET2_DIGEST_SIZE 8
 
// Offset of SECRET2_ZER
#define OTP_CTRL_PARAM_SECRET2_ZER_OFFSET 1968
 
// Size of SECRET2_ZER
#define OTP_CTRL_PARAM_SECRET2_ZER_SIZE 8
 
// Offset of the LIFE_CYCLE partition
#define OTP_CTRL_PARAM_LIFE_CYCLE_OFFSET 1976
 
// Size of the LIFE_CYCLE partition
#define OTP_CTRL_PARAM_LIFE_CYCLE_SIZE 88
 
// Offset of LC_TRANSITION_CNT
#define OTP_CTRL_PARAM_LC_TRANSITION_CNT_OFFSET 1976
 
// Size of LC_TRANSITION_CNT
#define OTP_CTRL_PARAM_LC_TRANSITION_CNT_SIZE 48
 
// Offset of LC_STATE
#define OTP_CTRL_PARAM_LC_STATE_OFFSET 2024
 
// Size of LC_STATE
#define OTP_CTRL_PARAM_LC_STATE_SIZE 40
 
// Number of alerts
#define OTP_CTRL_PARAM_NUM_ALERTS 5
 
// Register width
#define OTP_CTRL_PARAM_REG_WIDTH 32
 
// Common Interrupt Offsets
#define OTP_CTRL_INTR_COMMON_OTP_OPERATION_DONE_BIT 0
#define OTP_CTRL_INTR_COMMON_OTP_ERROR_BIT 1
 
// Interrupt State Register
#define OTP_CTRL_INTR_STATE_REG_OFFSET 0x0
#define OTP_CTRL_INTR_STATE_REG_RESVAL 0x0u
#define OTP_CTRL_INTR_STATE_OTP_OPERATION_DONE_BIT 0
#define OTP_CTRL_INTR_STATE_OTP_ERROR_BIT 1
 
// Interrupt Enable Register
#define OTP_CTRL_INTR_ENABLE_REG_OFFSET 0x4
#define OTP_CTRL_INTR_ENABLE_REG_RESVAL 0x0u
#define OTP_CTRL_INTR_ENABLE_OTP_OPERATION_DONE_BIT 0
#define OTP_CTRL_INTR_ENABLE_OTP_ERROR_BIT 1
 
// Interrupt Test Register
#define OTP_CTRL_INTR_TEST_REG_OFFSET 0x8
#define OTP_CTRL_INTR_TEST_REG_RESVAL 0x0u
#define OTP_CTRL_INTR_TEST_OTP_OPERATION_DONE_BIT 0
#define OTP_CTRL_INTR_TEST_OTP_ERROR_BIT 1
 
// Alert Test Register
#define OTP_CTRL_ALERT_TEST_REG_OFFSET 0xc
#define OTP_CTRL_ALERT_TEST_REG_RESVAL 0x80000000u
#define OTP_CTRL_ALERT_TEST_FATAL_MACRO_ERROR_BIT 0
#define OTP_CTRL_ALERT_TEST_FATAL_CHECK_ERROR_BIT 1
#define OTP_CTRL_ALERT_TEST_FATAL_BUS_INTEG_ERROR_BIT 2
#define OTP_CTRL_ALERT_TEST_FATAL_PRIM_OTP_ALERT_BIT 3
#define OTP_CTRL_ALERT_TEST_RECOV_PRIM_OTP_ALERT_BIT 4
#define OTP_CTRL_ALERT_TEST_REGWEN_BIT 31
 
// OTP status register.
#define OTP_CTRL_STATUS_REG_OFFSET 0x10
#define OTP_CTRL_STATUS_REG_RESVAL 0x0u
#define OTP_CTRL_STATUS_PARTITION_ERROR_BIT 0
#define OTP_CTRL_STATUS_DAI_ERROR_BIT 1
#define OTP_CTRL_STATUS_LCI_ERROR_BIT 2
#define OTP_CTRL_STATUS_TIMEOUT_ERROR_BIT 3
#define OTP_CTRL_STATUS_LFSR_FSM_ERROR_BIT 4
#define OTP_CTRL_STATUS_SCRAMBLING_FSM_ERROR_BIT 5
#define OTP_CTRL_STATUS_KEY_DERIV_FSM_ERROR_BIT 6
#define OTP_CTRL_STATUS_BUS_INTEG_ERROR_BIT 7
#define OTP_CTRL_STATUS_DAI_IDLE_BIT 8
#define OTP_CTRL_STATUS_CHECK_PENDING_BIT 9
 
// OTP partition status register 0.
#define OTP_CTRL_PARTITION_STATUS_0_REG_OFFSET 0x14
#define OTP_CTRL_PARTITION_STATUS_0_REG_RESVAL 0x0u
#define OTP_CTRL_PARTITION_STATUS_0_VENDOR_TEST_ERROR_BIT 0
#define OTP_CTRL_PARTITION_STATUS_0_CREATOR_SW_CFG_ERROR_BIT 1
#define OTP_CTRL_PARTITION_STATUS_0_OWNER_SW_CFG_ERROR_BIT 2
#define OTP_CTRL_PARTITION_STATUS_0_ROT_CREATOR_AUTH_CODESIGN_ERROR_BIT 3
#define OTP_CTRL_PARTITION_STATUS_0_ROT_CREATOR_AUTH_STATE_ERROR_BIT 4
#define OTP_CTRL_PARTITION_STATUS_0_HW_CFG0_ERROR_BIT 5
#define OTP_CTRL_PARTITION_STATUS_0_HW_CFG1_ERROR_BIT 6
#define OTP_CTRL_PARTITION_STATUS_0_SECRET0_ERROR_BIT 7
#define OTP_CTRL_PARTITION_STATUS_0_SECRET1_ERROR_BIT 8
#define OTP_CTRL_PARTITION_STATUS_0_SECRET2_ERROR_BIT 9
#define OTP_CTRL_PARTITION_STATUS_0_LIFE_CYCLE_ERROR_BIT 10
 
// This register holds information about error conditions that occurred in
// the agents
#define OTP_CTRL_ERR_CODE_ERR_CODE_FIELD_WIDTH 3
#define OTP_CTRL_ERR_CODE_MULTIREG_COUNT 13
 
// This register holds information about error conditions that occurred in
// the agents
#define OTP_CTRL_ERR_CODE_0_REG_OFFSET 0x18
#define OTP_CTRL_ERR_CODE_0_REG_RESVAL 0x0u
#define OTP_CTRL_ERR_CODE_0_ERR_CODE_0_MASK 0x7u
#define OTP_CTRL_ERR_CODE_0_ERR_CODE_0_OFFSET 0
#define OTP_CTRL_ERR_CODE_0_ERR_CODE_0_FIELD \
  ((bitfield_field32_t) { .mask = OTP_CTRL_ERR_CODE_0_ERR_CODE_0_MASK, .index = OTP_CTRL_ERR_CODE_0_ERR_CODE_0_OFFSET })
#define OTP_CTRL_ERR_CODE_0_ERR_CODE_0_VALUE_NO_ERROR 0x0
#define OTP_CTRL_ERR_CODE_0_ERR_CODE_0_VALUE_MACRO_ERROR 0x1
#define OTP_CTRL_ERR_CODE_0_ERR_CODE_0_VALUE_MACRO_ECC_CORR_ERROR 0x2
#define OTP_CTRL_ERR_CODE_0_ERR_CODE_0_VALUE_MACRO_ECC_UNCORR_ERROR 0x3
#define OTP_CTRL_ERR_CODE_0_ERR_CODE_0_VALUE_MACRO_WRITE_BLANK_ERROR 0x4
#define OTP_CTRL_ERR_CODE_0_ERR_CODE_0_VALUE_ACCESS_ERROR 0x5
#define OTP_CTRL_ERR_CODE_0_ERR_CODE_0_VALUE_CHECK_FAIL_ERROR 0x6
#define OTP_CTRL_ERR_CODE_0_ERR_CODE_0_VALUE_FSM_STATE_ERROR 0x7
 
// This register holds information about error conditions that occurred in
// the agents
#define OTP_CTRL_ERR_CODE_1_REG_OFFSET 0x1c
#define OTP_CTRL_ERR_CODE_1_REG_RESVAL 0x0u
#define OTP_CTRL_ERR_CODE_1_ERR_CODE_1_MASK 0x7u
#define OTP_CTRL_ERR_CODE_1_ERR_CODE_1_OFFSET 0
#define OTP_CTRL_ERR_CODE_1_ERR_CODE_1_FIELD \
  ((bitfield_field32_t) { .mask = OTP_CTRL_ERR_CODE_1_ERR_CODE_1_MASK, .index = OTP_CTRL_ERR_CODE_1_ERR_CODE_1_OFFSET })
 
// This register holds information about error conditions that occurred in
// the agents
#define OTP_CTRL_ERR_CODE_2_REG_OFFSET 0x20
#define OTP_CTRL_ERR_CODE_2_REG_RESVAL 0x0u
#define OTP_CTRL_ERR_CODE_2_ERR_CODE_2_MASK 0x7u
#define OTP_CTRL_ERR_CODE_2_ERR_CODE_2_OFFSET 0
#define OTP_CTRL_ERR_CODE_2_ERR_CODE_2_FIELD \
  ((bitfield_field32_t) { .mask = OTP_CTRL_ERR_CODE_2_ERR_CODE_2_MASK, .index = OTP_CTRL_ERR_CODE_2_ERR_CODE_2_OFFSET })
 
// This register holds information about error conditions that occurred in
// the agents
#define OTP_CTRL_ERR_CODE_3_REG_OFFSET 0x24
#define OTP_CTRL_ERR_CODE_3_REG_RESVAL 0x0u
#define OTP_CTRL_ERR_CODE_3_ERR_CODE_3_MASK 0x7u
#define OTP_CTRL_ERR_CODE_3_ERR_CODE_3_OFFSET 0
#define OTP_CTRL_ERR_CODE_3_ERR_CODE_3_FIELD \
  ((bitfield_field32_t) { .mask = OTP_CTRL_ERR_CODE_3_ERR_CODE_3_MASK, .index = OTP_CTRL_ERR_CODE_3_ERR_CODE_3_OFFSET })
 
// This register holds information about error conditions that occurred in
// the agents
#define OTP_CTRL_ERR_CODE_4_REG_OFFSET 0x28
#define OTP_CTRL_ERR_CODE_4_REG_RESVAL 0x0u
#define OTP_CTRL_ERR_CODE_4_ERR_CODE_4_MASK 0x7u
#define OTP_CTRL_ERR_CODE_4_ERR_CODE_4_OFFSET 0
#define OTP_CTRL_ERR_CODE_4_ERR_CODE_4_FIELD \
  ((bitfield_field32_t) { .mask = OTP_CTRL_ERR_CODE_4_ERR_CODE_4_MASK, .index = OTP_CTRL_ERR_CODE_4_ERR_CODE_4_OFFSET })
 
// This register holds information about error conditions that occurred in
// the agents
#define OTP_CTRL_ERR_CODE_5_REG_OFFSET 0x2c
#define OTP_CTRL_ERR_CODE_5_REG_RESVAL 0x0u
#define OTP_CTRL_ERR_CODE_5_ERR_CODE_5_MASK 0x7u
#define OTP_CTRL_ERR_CODE_5_ERR_CODE_5_OFFSET 0
#define OTP_CTRL_ERR_CODE_5_ERR_CODE_5_FIELD \
  ((bitfield_field32_t) { .mask = OTP_CTRL_ERR_CODE_5_ERR_CODE_5_MASK, .index = OTP_CTRL_ERR_CODE_5_ERR_CODE_5_OFFSET })
 
// This register holds information about error conditions that occurred in
// the agents
#define OTP_CTRL_ERR_CODE_6_REG_OFFSET 0x30
#define OTP_CTRL_ERR_CODE_6_REG_RESVAL 0x0u
#define OTP_CTRL_ERR_CODE_6_ERR_CODE_6_MASK 0x7u
#define OTP_CTRL_ERR_CODE_6_ERR_CODE_6_OFFSET 0
#define OTP_CTRL_ERR_CODE_6_ERR_CODE_6_FIELD \
  ((bitfield_field32_t) { .mask = OTP_CTRL_ERR_CODE_6_ERR_CODE_6_MASK, .index = OTP_CTRL_ERR_CODE_6_ERR_CODE_6_OFFSET })
 
// This register holds information about error conditions that occurred in
// the agents
#define OTP_CTRL_ERR_CODE_7_REG_OFFSET 0x34
#define OTP_CTRL_ERR_CODE_7_REG_RESVAL 0x0u
#define OTP_CTRL_ERR_CODE_7_ERR_CODE_7_MASK 0x7u
#define OTP_CTRL_ERR_CODE_7_ERR_CODE_7_OFFSET 0
#define OTP_CTRL_ERR_CODE_7_ERR_CODE_7_FIELD \
  ((bitfield_field32_t) { .mask = OTP_CTRL_ERR_CODE_7_ERR_CODE_7_MASK, .index = OTP_CTRL_ERR_CODE_7_ERR_CODE_7_OFFSET })
 
// This register holds information about error conditions that occurred in
// the agents
#define OTP_CTRL_ERR_CODE_8_REG_OFFSET 0x38
#define OTP_CTRL_ERR_CODE_8_REG_RESVAL 0x0u
#define OTP_CTRL_ERR_CODE_8_ERR_CODE_8_MASK 0x7u
#define OTP_CTRL_ERR_CODE_8_ERR_CODE_8_OFFSET 0
#define OTP_CTRL_ERR_CODE_8_ERR_CODE_8_FIELD \
  ((bitfield_field32_t) { .mask = OTP_CTRL_ERR_CODE_8_ERR_CODE_8_MASK, .index = OTP_CTRL_ERR_CODE_8_ERR_CODE_8_OFFSET })
 
// This register holds information about error conditions that occurred in
// the agents
#define OTP_CTRL_ERR_CODE_9_REG_OFFSET 0x3c
#define OTP_CTRL_ERR_CODE_9_REG_RESVAL 0x0u
#define OTP_CTRL_ERR_CODE_9_ERR_CODE_9_MASK 0x7u
#define OTP_CTRL_ERR_CODE_9_ERR_CODE_9_OFFSET 0
#define OTP_CTRL_ERR_CODE_9_ERR_CODE_9_FIELD \
  ((bitfield_field32_t) { .mask = OTP_CTRL_ERR_CODE_9_ERR_CODE_9_MASK, .index = OTP_CTRL_ERR_CODE_9_ERR_CODE_9_OFFSET })
 
// This register holds information about error conditions that occurred in
// the agents
#define OTP_CTRL_ERR_CODE_10_REG_OFFSET 0x40
#define OTP_CTRL_ERR_CODE_10_REG_RESVAL 0x0u
#define OTP_CTRL_ERR_CODE_10_ERR_CODE_10_MASK 0x7u
#define OTP_CTRL_ERR_CODE_10_ERR_CODE_10_OFFSET 0
#define OTP_CTRL_ERR_CODE_10_ERR_CODE_10_FIELD \
  ((bitfield_field32_t) { .mask = OTP_CTRL_ERR_CODE_10_ERR_CODE_10_MASK, .index = OTP_CTRL_ERR_CODE_10_ERR_CODE_10_OFFSET })
 
// This register holds information about error conditions that occurred in
// the agents
#define OTP_CTRL_ERR_CODE_11_REG_OFFSET 0x44
#define OTP_CTRL_ERR_CODE_11_REG_RESVAL 0x0u
#define OTP_CTRL_ERR_CODE_11_ERR_CODE_11_MASK 0x7u
#define OTP_CTRL_ERR_CODE_11_ERR_CODE_11_OFFSET 0
#define OTP_CTRL_ERR_CODE_11_ERR_CODE_11_FIELD \
  ((bitfield_field32_t) { .mask = OTP_CTRL_ERR_CODE_11_ERR_CODE_11_MASK, .index = OTP_CTRL_ERR_CODE_11_ERR_CODE_11_OFFSET })
 
// This register holds information about error conditions that occurred in
// the agents
#define OTP_CTRL_ERR_CODE_12_REG_OFFSET 0x48
#define OTP_CTRL_ERR_CODE_12_REG_RESVAL 0x0u
#define OTP_CTRL_ERR_CODE_12_ERR_CODE_12_MASK 0x7u
#define OTP_CTRL_ERR_CODE_12_ERR_CODE_12_OFFSET 0
#define OTP_CTRL_ERR_CODE_12_ERR_CODE_12_FIELD \
  ((bitfield_field32_t) { .mask = OTP_CTRL_ERR_CODE_12_ERR_CODE_12_MASK, .index = OTP_CTRL_ERR_CODE_12_ERR_CODE_12_OFFSET })
 
// Register write enable for all direct access interface registers.
#define OTP_CTRL_DIRECT_ACCESS_REGWEN_REG_OFFSET 0x4c
#define OTP_CTRL_DIRECT_ACCESS_REGWEN_REG_RESVAL 0x1u
#define OTP_CTRL_DIRECT_ACCESS_REGWEN_DIRECT_ACCESS_REGWEN_BIT 0
 
// Command register for direct accesses.
#define OTP_CTRL_DIRECT_ACCESS_CMD_REG_OFFSET 0x50
#define OTP_CTRL_DIRECT_ACCESS_CMD_REG_RESVAL 0x0u
#define OTP_CTRL_DIRECT_ACCESS_CMD_RD_BIT 0
#define OTP_CTRL_DIRECT_ACCESS_CMD_WR_BIT 1
#define OTP_CTRL_DIRECT_ACCESS_CMD_DIGEST_BIT 2
#define OTP_CTRL_DIRECT_ACCESS_CMD_ZEROIZE_BIT 3
 
// Address register for direct accesses.
#define OTP_CTRL_DIRECT_ACCESS_ADDRESS_REG_OFFSET 0x54
#define OTP_CTRL_DIRECT_ACCESS_ADDRESS_REG_RESVAL 0x0u
#define OTP_CTRL_DIRECT_ACCESS_ADDRESS_DIRECT_ACCESS_ADDRESS_MASK 0xfffu
#define OTP_CTRL_DIRECT_ACCESS_ADDRESS_DIRECT_ACCESS_ADDRESS_OFFSET 0
#define OTP_CTRL_DIRECT_ACCESS_ADDRESS_DIRECT_ACCESS_ADDRESS_FIELD \
  ((bitfield_field32_t) { .mask = OTP_CTRL_DIRECT_ACCESS_ADDRESS_DIRECT_ACCESS_ADDRESS_MASK, .index = OTP_CTRL_DIRECT_ACCESS_ADDRESS_DIRECT_ACCESS_ADDRESS_OFFSET })
 
// Write data for direct accesses.
#define OTP_CTRL_DIRECT_ACCESS_WDATA_DIRECT_ACCESS_WDATA_FIELD_WIDTH 32
#define OTP_CTRL_DIRECT_ACCESS_WDATA_MULTIREG_COUNT 2
 
// Write data for direct accesses.
#define OTP_CTRL_DIRECT_ACCESS_WDATA_0_REG_OFFSET 0x58
#define OTP_CTRL_DIRECT_ACCESS_WDATA_0_REG_RESVAL 0x0u
 
// Write data for direct accesses.
#define OTP_CTRL_DIRECT_ACCESS_WDATA_1_REG_OFFSET 0x5c
#define OTP_CTRL_DIRECT_ACCESS_WDATA_1_REG_RESVAL 0x0u
 
// Read data for direct accesses.
#define OTP_CTRL_DIRECT_ACCESS_RDATA_DIRECT_ACCESS_RDATA_FIELD_WIDTH 32
#define OTP_CTRL_DIRECT_ACCESS_RDATA_MULTIREG_COUNT 2
 
// Read data for direct accesses.
#define OTP_CTRL_DIRECT_ACCESS_RDATA_0_REG_OFFSET 0x60
#define OTP_CTRL_DIRECT_ACCESS_RDATA_0_REG_RESVAL 0x0u
 
// Read data for direct accesses.
#define OTP_CTRL_DIRECT_ACCESS_RDATA_1_REG_OFFSET 0x64
#define OTP_CTRL_DIRECT_ACCESS_RDATA_1_REG_RESVAL 0x0u
 
// Register write enable for !!CHECK_TRIGGER.
#define OTP_CTRL_CHECK_TRIGGER_REGWEN_REG_OFFSET 0x68
#define OTP_CTRL_CHECK_TRIGGER_REGWEN_REG_RESVAL 0x1u
#define OTP_CTRL_CHECK_TRIGGER_REGWEN_CHECK_TRIGGER_REGWEN_BIT 0
 
// Command register for direct accesses.
#define OTP_CTRL_CHECK_TRIGGER_REG_OFFSET 0x6c
#define OTP_CTRL_CHECK_TRIGGER_REG_RESVAL 0x0u
#define OTP_CTRL_CHECK_TRIGGER_INTEGRITY_BIT 0
#define OTP_CTRL_CHECK_TRIGGER_CONSISTENCY_BIT 1
 
// Register write enable for !!INTEGRITY_CHECK_PERIOD and
// !!CONSISTENCY_CHECK_PERIOD.
#define OTP_CTRL_CHECK_REGWEN_REG_OFFSET 0x70
#define OTP_CTRL_CHECK_REGWEN_REG_RESVAL 0x1u
#define OTP_CTRL_CHECK_REGWEN_CHECK_REGWEN_BIT 0
 
// Timeout value for the integrity and consistency checks.
#define OTP_CTRL_CHECK_TIMEOUT_REG_OFFSET 0x74
#define OTP_CTRL_CHECK_TIMEOUT_REG_RESVAL 0x0u
 
// This value specifies the maximum period that can be generated pseudo-
// randomly.
#define OTP_CTRL_INTEGRITY_CHECK_PERIOD_REG_OFFSET 0x78
#define OTP_CTRL_INTEGRITY_CHECK_PERIOD_REG_RESVAL 0x0u
 
// This value specifies the maximum period that can be generated pseudo-
// randomly.
#define OTP_CTRL_CONSISTENCY_CHECK_PERIOD_REG_OFFSET 0x7c
#define OTP_CTRL_CONSISTENCY_CHECK_PERIOD_REG_RESVAL 0x0u
 
// Runtime read lock for the VENDOR_TEST partition.
#define OTP_CTRL_VENDOR_TEST_READ_LOCK_REG_OFFSET 0x80
#define OTP_CTRL_VENDOR_TEST_READ_LOCK_REG_RESVAL 0x1u
#define OTP_CTRL_VENDOR_TEST_READ_LOCK_VENDOR_TEST_READ_LOCK_BIT 0
 
// Runtime read lock for the CREATOR_SW_CFG partition.
#define OTP_CTRL_CREATOR_SW_CFG_READ_LOCK_REG_OFFSET 0x84
#define OTP_CTRL_CREATOR_SW_CFG_READ_LOCK_REG_RESVAL 0x1u
#define OTP_CTRL_CREATOR_SW_CFG_READ_LOCK_CREATOR_SW_CFG_READ_LOCK_BIT 0
 
// Runtime read lock for the OWNER_SW_CFG partition.
#define OTP_CTRL_OWNER_SW_CFG_READ_LOCK_REG_OFFSET 0x88
#define OTP_CTRL_OWNER_SW_CFG_READ_LOCK_REG_RESVAL 0x1u
#define OTP_CTRL_OWNER_SW_CFG_READ_LOCK_OWNER_SW_CFG_READ_LOCK_BIT 0
 
// Runtime read lock for the ROT_CREATOR_AUTH_CODESIGN partition.
#define OTP_CTRL_ROT_CREATOR_AUTH_CODESIGN_READ_LOCK_REG_OFFSET 0x8c
#define OTP_CTRL_ROT_CREATOR_AUTH_CODESIGN_READ_LOCK_REG_RESVAL 0x1u
#define OTP_CTRL_ROT_CREATOR_AUTH_CODESIGN_READ_LOCK_ROT_CREATOR_AUTH_CODESIGN_READ_LOCK_BIT \
  0
 
// Runtime read lock for the ROT_CREATOR_AUTH_STATE partition.
#define OTP_CTRL_ROT_CREATOR_AUTH_STATE_READ_LOCK_REG_OFFSET 0x90
#define OTP_CTRL_ROT_CREATOR_AUTH_STATE_READ_LOCK_REG_RESVAL 0x1u
#define OTP_CTRL_ROT_CREATOR_AUTH_STATE_READ_LOCK_ROT_CREATOR_AUTH_STATE_READ_LOCK_BIT \
  0
 
// Integrity digest for the VENDOR_TEST partition.
#define OTP_CTRL_VENDOR_TEST_DIGEST_VENDOR_TEST_DIGEST_FIELD_WIDTH 32
#define OTP_CTRL_VENDOR_TEST_DIGEST_MULTIREG_COUNT 2
 
// Integrity digest for the VENDOR_TEST partition.
#define OTP_CTRL_VENDOR_TEST_DIGEST_0_REG_OFFSET 0x94
#define OTP_CTRL_VENDOR_TEST_DIGEST_0_REG_RESVAL 0x0u
 
// Integrity digest for the VENDOR_TEST partition.
#define OTP_CTRL_VENDOR_TEST_DIGEST_1_REG_OFFSET 0x98
#define OTP_CTRL_VENDOR_TEST_DIGEST_1_REG_RESVAL 0x0u
 
// Integrity digest for the CREATOR_SW_CFG partition.
#define OTP_CTRL_CREATOR_SW_CFG_DIGEST_CREATOR_SW_CFG_DIGEST_FIELD_WIDTH 32
#define OTP_CTRL_CREATOR_SW_CFG_DIGEST_MULTIREG_COUNT 2
 
// Integrity digest for the CREATOR_SW_CFG partition.
#define OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_REG_OFFSET 0x9c
#define OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_REG_RESVAL 0x0u
 
// Integrity digest for the CREATOR_SW_CFG partition.
#define OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_REG_OFFSET 0xa0
#define OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_REG_RESVAL 0x0u
 
// Integrity digest for the OWNER_SW_CFG partition.
#define OTP_CTRL_OWNER_SW_CFG_DIGEST_OWNER_SW_CFG_DIGEST_FIELD_WIDTH 32
#define OTP_CTRL_OWNER_SW_CFG_DIGEST_MULTIREG_COUNT 2
 
// Integrity digest for the OWNER_SW_CFG partition.
#define OTP_CTRL_OWNER_SW_CFG_DIGEST_0_REG_OFFSET 0xa4
#define OTP_CTRL_OWNER_SW_CFG_DIGEST_0_REG_RESVAL 0x0u
 
// Integrity digest for the OWNER_SW_CFG partition.
#define OTP_CTRL_OWNER_SW_CFG_DIGEST_1_REG_OFFSET 0xa8
#define OTP_CTRL_OWNER_SW_CFG_DIGEST_1_REG_RESVAL 0x0u
 
// Integrity digest for the ROT_CREATOR_AUTH_CODESIGN partition.
#define OTP_CTRL_ROT_CREATOR_AUTH_CODESIGN_DIGEST_ROT_CREATOR_AUTH_CODESIGN_DIGEST_FIELD_WIDTH \
  32
#define OTP_CTRL_ROT_CREATOR_AUTH_CODESIGN_DIGEST_MULTIREG_COUNT 2
 
// Integrity digest for the ROT_CREATOR_AUTH_CODESIGN partition.
#define OTP_CTRL_ROT_CREATOR_AUTH_CODESIGN_DIGEST_0_REG_OFFSET 0xac
#define OTP_CTRL_ROT_CREATOR_AUTH_CODESIGN_DIGEST_0_REG_RESVAL 0x0u
 
// Integrity digest for the ROT_CREATOR_AUTH_CODESIGN partition.
#define OTP_CTRL_ROT_CREATOR_AUTH_CODESIGN_DIGEST_1_REG_OFFSET 0xb0
#define OTP_CTRL_ROT_CREATOR_AUTH_CODESIGN_DIGEST_1_REG_RESVAL 0x0u
 
// Integrity digest for the ROT_CREATOR_AUTH_STATE partition.
#define OTP_CTRL_ROT_CREATOR_AUTH_STATE_DIGEST_ROT_CREATOR_AUTH_STATE_DIGEST_FIELD_WIDTH \
  32
#define OTP_CTRL_ROT_CREATOR_AUTH_STATE_DIGEST_MULTIREG_COUNT 2
 
// Integrity digest for the ROT_CREATOR_AUTH_STATE partition.
#define OTP_CTRL_ROT_CREATOR_AUTH_STATE_DIGEST_0_REG_OFFSET 0xb4
#define OTP_CTRL_ROT_CREATOR_AUTH_STATE_DIGEST_0_REG_RESVAL 0x0u
 
// Integrity digest for the ROT_CREATOR_AUTH_STATE partition.
#define OTP_CTRL_ROT_CREATOR_AUTH_STATE_DIGEST_1_REG_OFFSET 0xb8
#define OTP_CTRL_ROT_CREATOR_AUTH_STATE_DIGEST_1_REG_RESVAL 0x0u
 
// Integrity digest for the HW_CFG0 partition.
#define OTP_CTRL_HW_CFG0_DIGEST_HW_CFG0_DIGEST_FIELD_WIDTH 32
#define OTP_CTRL_HW_CFG0_DIGEST_MULTIREG_COUNT 2
 
// Integrity digest for the HW_CFG0 partition.
#define OTP_CTRL_HW_CFG0_DIGEST_0_REG_OFFSET 0xbc
#define OTP_CTRL_HW_CFG0_DIGEST_0_REG_RESVAL 0x0u
 
// Integrity digest for the HW_CFG0 partition.
#define OTP_CTRL_HW_CFG0_DIGEST_1_REG_OFFSET 0xc0
#define OTP_CTRL_HW_CFG0_DIGEST_1_REG_RESVAL 0x0u
 
// Integrity digest for the HW_CFG1 partition.
#define OTP_CTRL_HW_CFG1_DIGEST_HW_CFG1_DIGEST_FIELD_WIDTH 32
#define OTP_CTRL_HW_CFG1_DIGEST_MULTIREG_COUNT 2
 
// Integrity digest for the HW_CFG1 partition.
#define OTP_CTRL_HW_CFG1_DIGEST_0_REG_OFFSET 0xc4
#define OTP_CTRL_HW_CFG1_DIGEST_0_REG_RESVAL 0x0u
 
// Integrity digest for the HW_CFG1 partition.
#define OTP_CTRL_HW_CFG1_DIGEST_1_REG_OFFSET 0xc8
#define OTP_CTRL_HW_CFG1_DIGEST_1_REG_RESVAL 0x0u
 
// Integrity digest for the SECRET0 partition.
#define OTP_CTRL_SECRET0_DIGEST_SECRET0_DIGEST_FIELD_WIDTH 32
#define OTP_CTRL_SECRET0_DIGEST_MULTIREG_COUNT 2
 
// Integrity digest for the SECRET0 partition.
#define OTP_CTRL_SECRET0_DIGEST_0_REG_OFFSET 0xcc
#define OTP_CTRL_SECRET0_DIGEST_0_REG_RESVAL 0x0u
 
// Integrity digest for the SECRET0 partition.
#define OTP_CTRL_SECRET0_DIGEST_1_REG_OFFSET 0xd0
#define OTP_CTRL_SECRET0_DIGEST_1_REG_RESVAL 0x0u
 
// Integrity digest for the SECRET1 partition.
#define OTP_CTRL_SECRET1_DIGEST_SECRET1_DIGEST_FIELD_WIDTH 32
#define OTP_CTRL_SECRET1_DIGEST_MULTIREG_COUNT 2
 
// Integrity digest for the SECRET1 partition.
#define OTP_CTRL_SECRET1_DIGEST_0_REG_OFFSET 0xd4
#define OTP_CTRL_SECRET1_DIGEST_0_REG_RESVAL 0x0u
 
// Integrity digest for the SECRET1 partition.
#define OTP_CTRL_SECRET1_DIGEST_1_REG_OFFSET 0xd8
#define OTP_CTRL_SECRET1_DIGEST_1_REG_RESVAL 0x0u
 
// Integrity digest for the SECRET2 partition.
#define OTP_CTRL_SECRET2_DIGEST_SECRET2_DIGEST_FIELD_WIDTH 32
#define OTP_CTRL_SECRET2_DIGEST_MULTIREG_COUNT 2
 
// Integrity digest for the SECRET2 partition.
#define OTP_CTRL_SECRET2_DIGEST_0_REG_OFFSET 0xdc
#define OTP_CTRL_SECRET2_DIGEST_0_REG_RESVAL 0x0u
 
// Integrity digest for the SECRET2 partition.
#define OTP_CTRL_SECRET2_DIGEST_1_REG_OFFSET 0xe0
#define OTP_CTRL_SECRET2_DIGEST_1_REG_RESVAL 0x0u
 
// Memory area: Any read to this window directly maps to the corresponding
// offset in the creator and owner software
#define OTP_CTRL_SW_CFG_WINDOW_REG_OFFSET 0x1000
#define OTP_CTRL_SW_CFG_WINDOW_SIZE_WORDS 1024
#define OTP_CTRL_SW_CFG_WINDOW_SIZE_BYTES 4096
#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _OTP_CTRL_REG_DEFS_
// End generated register defines for otp_ctrl