gpio_regs.h

Go to the documentation of this file.

/**
 * @file
 * @brief Generated register defines for gpio
 */
 
// Copyright information found in source file:
// Copyright lowRISC contributors (OpenTitan project).
 
// Licensing information found in source file:
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
 
#ifndef _GPIO_REG_DEFS_
#define _GPIO_REG_DEFS_
 
#ifdef __cplusplus
extern "C" {
#endif
// Number of I/Os.
#define GPIO_PARAM_NUM_I_OS 32
 
// Number of input period counters.
#define GPIO_PARAM_NUM_INP_PERIOD_COUNTERS 0
 
// Number of alerts
#define GPIO_PARAM_NUM_ALERTS 1
 
// Register width
#define GPIO_PARAM_REG_WIDTH 32
 
// Common Interrupt Offsets
 
// Interrupt State Register
#define GPIO_INTR_STATE_REG_OFFSET 0x0
#define GPIO_INTR_STATE_REG_RESVAL 0x0u
 
// Interrupt Enable Register
#define GPIO_INTR_ENABLE_REG_OFFSET 0x4
#define GPIO_INTR_ENABLE_REG_RESVAL 0x0u
 
// Interrupt Test Register
#define GPIO_INTR_TEST_REG_OFFSET 0x8
#define GPIO_INTR_TEST_REG_RESVAL 0x0u
 
// Alert Test Register
#define GPIO_ALERT_TEST_REG_OFFSET 0xc
#define GPIO_ALERT_TEST_REG_RESVAL 0x0u
#define GPIO_ALERT_TEST_FATAL_FAULT_BIT 0
 
// GPIO Input data read value
#define GPIO_DATA_IN_REG_OFFSET 0x10
#define GPIO_DATA_IN_REG_RESVAL 0x0u
 
// GPIO direct output data write value
#define GPIO_DIRECT_OUT_REG_OFFSET 0x14
#define GPIO_DIRECT_OUT_REG_RESVAL 0x0u
 
// GPIO write data lower with mask.
#define GPIO_MASKED_OUT_LOWER_REG_OFFSET 0x18
#define GPIO_MASKED_OUT_LOWER_REG_RESVAL 0x0u
#define GPIO_MASKED_OUT_LOWER_DATA_MASK 0xffffu
#define GPIO_MASKED_OUT_LOWER_DATA_OFFSET 0
#define GPIO_MASKED_OUT_LOWER_DATA_FIELD \
  ((bitfield_field32_t) { .mask = GPIO_MASKED_OUT_LOWER_DATA_MASK, .index = GPIO_MASKED_OUT_LOWER_DATA_OFFSET })
#define GPIO_MASKED_OUT_LOWER_MASK_MASK 0xffffu
#define GPIO_MASKED_OUT_LOWER_MASK_OFFSET 16
#define GPIO_MASKED_OUT_LOWER_MASK_FIELD \
  ((bitfield_field32_t) { .mask = GPIO_MASKED_OUT_LOWER_MASK_MASK, .index = GPIO_MASKED_OUT_LOWER_MASK_OFFSET })
 
// GPIO write data upper with mask.
#define GPIO_MASKED_OUT_UPPER_REG_OFFSET 0x1c
#define GPIO_MASKED_OUT_UPPER_REG_RESVAL 0x0u
#define GPIO_MASKED_OUT_UPPER_DATA_MASK 0xffffu
#define GPIO_MASKED_OUT_UPPER_DATA_OFFSET 0
#define GPIO_MASKED_OUT_UPPER_DATA_FIELD \
  ((bitfield_field32_t) { .mask = GPIO_MASKED_OUT_UPPER_DATA_MASK, .index = GPIO_MASKED_OUT_UPPER_DATA_OFFSET })
#define GPIO_MASKED_OUT_UPPER_MASK_MASK 0xffffu
#define GPIO_MASKED_OUT_UPPER_MASK_OFFSET 16
#define GPIO_MASKED_OUT_UPPER_MASK_FIELD \
  ((bitfield_field32_t) { .mask = GPIO_MASKED_OUT_UPPER_MASK_MASK, .index = GPIO_MASKED_OUT_UPPER_MASK_OFFSET })
 
// GPIO Output Enable.
#define GPIO_DIRECT_OE_REG_OFFSET 0x20
#define GPIO_DIRECT_OE_REG_RESVAL 0x0u
 
// GPIO write Output Enable lower with mask.
#define GPIO_MASKED_OE_LOWER_REG_OFFSET 0x24
#define GPIO_MASKED_OE_LOWER_REG_RESVAL 0x0u
#define GPIO_MASKED_OE_LOWER_DATA_MASK 0xffffu
#define GPIO_MASKED_OE_LOWER_DATA_OFFSET 0
#define GPIO_MASKED_OE_LOWER_DATA_FIELD \
  ((bitfield_field32_t) { .mask = GPIO_MASKED_OE_LOWER_DATA_MASK, .index = GPIO_MASKED_OE_LOWER_DATA_OFFSET })
#define GPIO_MASKED_OE_LOWER_MASK_MASK 0xffffu
#define GPIO_MASKED_OE_LOWER_MASK_OFFSET 16
#define GPIO_MASKED_OE_LOWER_MASK_FIELD \
  ((bitfield_field32_t) { .mask = GPIO_MASKED_OE_LOWER_MASK_MASK, .index = GPIO_MASKED_OE_LOWER_MASK_OFFSET })
 
// GPIO write Output Enable upper with mask.
#define GPIO_MASKED_OE_UPPER_REG_OFFSET 0x28
#define GPIO_MASKED_OE_UPPER_REG_RESVAL 0x0u
#define GPIO_MASKED_OE_UPPER_DATA_MASK 0xffffu
#define GPIO_MASKED_OE_UPPER_DATA_OFFSET 0
#define GPIO_MASKED_OE_UPPER_DATA_FIELD \
  ((bitfield_field32_t) { .mask = GPIO_MASKED_OE_UPPER_DATA_MASK, .index = GPIO_MASKED_OE_UPPER_DATA_OFFSET })
#define GPIO_MASKED_OE_UPPER_MASK_MASK 0xffffu
#define GPIO_MASKED_OE_UPPER_MASK_OFFSET 16
#define GPIO_MASKED_OE_UPPER_MASK_FIELD \
  ((bitfield_field32_t) { .mask = GPIO_MASKED_OE_UPPER_MASK_MASK, .index = GPIO_MASKED_OE_UPPER_MASK_OFFSET })
 
// GPIO interrupt enable for GPIO, rising edge.
#define GPIO_INTR_CTRL_EN_RISING_REG_OFFSET 0x2c
#define GPIO_INTR_CTRL_EN_RISING_REG_RESVAL 0x0u
 
// GPIO interrupt enable for GPIO, falling edge.
#define GPIO_INTR_CTRL_EN_FALLING_REG_OFFSET 0x30
#define GPIO_INTR_CTRL_EN_FALLING_REG_RESVAL 0x0u
 
// GPIO interrupt enable for GPIO, level high.
#define GPIO_INTR_CTRL_EN_LVLHIGH_REG_OFFSET 0x34
#define GPIO_INTR_CTRL_EN_LVLHIGH_REG_RESVAL 0x0u
 
// GPIO interrupt enable for GPIO, level low.
#define GPIO_INTR_CTRL_EN_LVLLOW_REG_OFFSET 0x38
#define GPIO_INTR_CTRL_EN_LVLLOW_REG_RESVAL 0x0u
 
// filter enable for GPIO input bits.
#define GPIO_CTRL_EN_INPUT_FILTER_REG_OFFSET 0x3c
#define GPIO_CTRL_EN_INPUT_FILTER_REG_RESVAL 0x0u
 
// Indicates whether the data in !!HW_STRAPS_DATA_IN is valid.
#define GPIO_HW_STRAPS_DATA_IN_VALID_REG_OFFSET 0x40
#define GPIO_HW_STRAPS_DATA_IN_VALID_REG_RESVAL 0x0u
#define GPIO_HW_STRAPS_DATA_IN_VALID_HW_STRAPS_DATA_IN_VALID_BIT 0
 
// GPIO input data that was sampled as straps at most once after the block
#define GPIO_HW_STRAPS_DATA_IN_REG_OFFSET 0x44
#define GPIO_HW_STRAPS_DATA_IN_REG_RESVAL 0x0u
 
#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _GPIO_REG_DEFS_
// End generated register defines for gpio