Software APIs
pwrmgr.h
Go to the documentation of this file.
1// Copyright lowRISC contributors (OpenTitan project).
2// Licensed under the Apache License, Version 2.0, see LICENSE for details.
3// SPDX-License-Identifier: Apache-2.0
4//
5// Device table API auto-generated by `dtgen`
6
7#ifndef OPENTITAN_DT_PWRMGR_H_
8#define OPENTITAN_DT_PWRMGR_H_
9
10#ifdef __cplusplus
11extern "C" {
12#endif // __cplusplus
13
14/**
15 * @file
16 * @brief Device Tables (DT) for IP pwrmgr and top darjeeling.
17 *
18 * This file contains the type definitions and global functions of the pwrmgr.
19 */
20
21#include "hw/top/dt/api.h"
22#include <stdint.h>
23
24
25
26
27
28/**
29 * List of instances.
30 */
31typedef enum dt_pwrmgr {
32 kDtPwrmgrAon = 0, /**< pwrmgr_aon */
33 kDtPwrmgrFirst = 0, /**< \internal First instance */
34 kDtPwrmgrCount = 1, /**< \internal Number of instances */
36
37/**
38 * List of register blocks.
39 *
40 * Register blocks are guaranteed to start at 0 and to be consecutively numbered.
41 */
42typedef enum dt_pwrmgr_reg_block {
43 kDtPwrmgrRegBlockCore = 0, /**< */
44 kDtPwrmgrRegBlockCount = 1, /**< \internal Number of register blocks */
46
47/** Primary register block (associated with the "primary" set of registers that control the IP). */
48static const dt_pwrmgr_reg_block_t kDtPwrmgrRegBlockPrimary = kDtPwrmgrRegBlockCore;
49
50/**
51 * List of IRQs.
52 *
53 * IRQs are guaranteed to be numbered consecutively from 0.
54 */
55typedef enum dt_pwrmgr_irq {
56 kDtPwrmgrIrqWakeup = 0, /**< Wake from low power state. See wake info for more details */
57 kDtPwrmgrIrqCount = 1, /**< \internal Number of IRQs */
59
60/**
61 * List of Alerts.
62 *
63 * Alerts are guaranteed to be numbered consecutively from 0.
64 */
65typedef enum dt_pwrmgr_alert {
66 kDtPwrmgrAlertFatalFault = 0, /**< This fatal alert is triggered when a fatal TL-UL bus integrity fault is detected. */
67 kDtPwrmgrAlertCount = 1, /**< \internal Number of Alerts */
69
70/**
71 * List of clock ports.
72 *
73 * Clock ports are guaranteed to be numbered consecutively from 0.
74 */
75typedef enum dt_pwrmgr_clock {
76 kDtPwrmgrClockClk = 0, /**< Clock port clk_i */
77 kDtPwrmgrClockSlow = 1, /**< Clock port clk_slow_i */
78 kDtPwrmgrClockLc = 2, /**< Clock port clk_lc_i */
79 kDtPwrmgrClockEsc = 3, /**< Clock port clk_esc_i */
80 kDtPwrmgrClockCount = 4, /**< \internal Number of clock ports */
82
83/**
84 * List of reset ports.
85 *
86 * Reset ports are guaranteed to be numbered consecutively from 0.
87 */
88typedef enum dt_pwrmgr_reset {
89 kDtPwrmgrResetRst = 0, /**< Reset port rst_ni */
90 kDtPwrmgrResetMain = 1, /**< Reset port rst_main_ni */
91 kDtPwrmgrResetSlow = 2, /**< Reset port rst_slow_ni */
92 kDtPwrmgrResetLc = 3, /**< Reset port rst_lc_ni */
93 kDtPwrmgrResetEsc = 4, /**< Reset port rst_esc_ni */
94 kDtPwrmgrResetCount = 5, /**< \internal Number of reset ports */
96
97/**
98 * List of supported hardware features.
99 */
100#define OPENTITAN_PWRMGR_HAS_STARTUP_LIFE_CYCLE_INITIALIZATION 1
101#define OPENTITAN_PWRMGR_HAS_CLOCK_CONTROL_IO_IN_LOW_POWER 1
102#define OPENTITAN_PWRMGR_HAS_CLOCK_CONTROL_MAIN_IN_LOW_POWER 1
103#define OPENTITAN_PWRMGR_HAS_CLOCK_CONTROL_USB_IN_LOW_POWER 1
104#define OPENTITAN_PWRMGR_HAS_CLOCK_CONTROL_USB_WHEN_ACTIVE 1
105#define OPENTITAN_PWRMGR_HAS_LOW_POWER_ENTRY 1
106#define OPENTITAN_PWRMGR_HAS_LOW_POWER_DISABLE_POWER 1
107#define OPENTITAN_PWRMGR_HAS_LOW_POWER_PINMUX_AON_PIN_WKUP_REQ_WAKEUP_ENABLE 1
108#define OPENTITAN_PWRMGR_HAS_LOW_POWER_PINMUX_AON_PIN_WKUP_REQ_WAKEUP_REQUEST 1
109#define OPENTITAN_PWRMGR_HAS_LOW_POWER_AON_TIMER_AON_WKUP_REQ_WAKEUP_ENABLE 1
110#define OPENTITAN_PWRMGR_HAS_LOW_POWER_AON_TIMER_AON_WKUP_REQ_WAKEUP_REQUEST 1
111#define OPENTITAN_PWRMGR_HAS_LOW_POWER_SOC_PROXY_WKUP_EXTERNAL_REQ_WAKEUP_ENABLE 1
112#define OPENTITAN_PWRMGR_HAS_LOW_POWER_SOC_PROXY_WKUP_EXTERNAL_REQ_WAKEUP_REQUEST 1
113#define OPENTITAN_PWRMGR_HAS_LOW_POWER_WAKE_INFO 1
114#define OPENTITAN_PWRMGR_HAS_RESET_CHECK_ROM_INTEGRITY 1
115#define OPENTITAN_PWRMGR_HAS_RESET_AON_TIMER_AON_AON_TIMER_RST_REQ_ENABLE 1
116#define OPENTITAN_PWRMGR_HAS_RESET_AON_TIMER_AON_AON_TIMER_RST_REQ_REQUEST 1
117#define OPENTITAN_PWRMGR_HAS_RESET_SOC_PROXY_RST_REQ_EXTERNAL_ENABLE 1
118#define OPENTITAN_PWRMGR_HAS_RESET_SOC_PROXY_RST_REQ_EXTERNAL_REQUEST 1
119#define OPENTITAN_PWRMGR_HAS_RESET_ESCALATION_REQUEST 1
120#define OPENTITAN_PWRMGR_HAS_RESET_ESCALATION_TIMEOUT 1
121#define OPENTITAN_PWRMGR_HAS_RESET_SW_RST_REQUEST 1
122#define OPENTITAN_PWRMGR_HAS_RESET_MAIN_POWER_GLITCH_RESET 1
123#define OPENTITAN_PWRMGR_HAS_RESET_NDM_RESET_REQUEST 1
124#define OPENTITAN_PWRMGR_HAS_RESET_POR_REQUEST 1
125
126
127
128/**
129 * Get the pwrmgr instance from an instance ID
130 *
131 * For example, `dt_uart_from_instance_id(kDtInstanceIdUart3) == kDtUart3`.
132 *
133 * @param inst_id Instance ID.
134 * @return A pwrmgr instance.
135 *
136 * **Note:** This function only makes sense if the instance ID has device type pwrmgr,
137 * otherwise the returned value is unspecified.
138 */
140
141/**
142 * Get the instance ID of an instance.
143 *
144 * @param dt Instance of pwrmgr.
145 * @return The instance ID of that instance.
146 */
148
149/**
150 * Get the register base address of an instance.
151 *
152 * @param dt Instance of pwrmgr.
153 * @param reg_block The register block requested.
154 * @return The register base address of the requested block.
155 */
156uint32_t dt_pwrmgr_reg_block(
157 dt_pwrmgr_t dt,
158 dt_pwrmgr_reg_block_t reg_block);
159
160/**
161 * Get the primary register base address of an instance.
162 *
163 * This is just a convenience function, equivalent to
164 * `dt_pwrmgr_reg_block(dt, kDtPwrmgrRegBlockCore)`
165 *
166 * @param dt Instance of pwrmgr.
167 * @return The register base address of the primary register block.
168 */
169static inline uint32_t dt_pwrmgr_primary_reg_block(
170 dt_pwrmgr_t dt) {
171 return dt_pwrmgr_reg_block(dt, kDtPwrmgrRegBlockCore);
172}
173
174/**
175 * Get the PLIC ID of a pwrmgr IRQ for a given instance.
176 *
177 * If the instance is not connected to the PLIC, this function
178 * will return `kDtPlicIrqIdNone`.
179 *
180 * @param dt Instance of pwrmgr.
181 * @param irq A pwrmgr IRQ.
182 * @return The PLIC ID of the IRQ of this instance.
183 */
185 dt_pwrmgr_t dt,
186 dt_pwrmgr_irq_t irq);
187
188/**
189 * Convert a global IRQ ID to a local pwrmgr IRQ type.
190 *
191 * @param dt Instance of pwrmgr.
192 * @param irq A PLIC ID that belongs to this instance.
193 * @return The pwrmgr IRQ, or `kDtPwrmgrIrqCount`.
194 *
195 * **Note:** This function assumes that the PLIC ID belongs to the instance
196 * of pwrmgr passed in parameter. In other words, it must be the case that
197 * `dt_pwrmgr_instance_id(dt) == dt_plic_id_to_instance_id(irq)`. Otherwise, this function
198 * will return `kDtPwrmgrIrqCount`.
199 */
201 dt_pwrmgr_t dt,
202 dt_plic_irq_id_t irq);
203
204
205/**
206 * Get the alert ID of a pwrmgr alert for a given instance.
207 *
208 * **Note:** This function only makes sense if the instance is connected to the Alert Handler. For any
209 * instances where the instance is not connected, the return value is unspecified.
210 *
211 * @param dt Instance of pwrmgr.
212 * @param alert A pwrmgr alert.
213 * @return The Alert Handler alert ID of the alert of this instance.
214 */
216 dt_pwrmgr_t dt,
217 dt_pwrmgr_alert_t alert);
218
219/**
220 * Convert a global alert ID to a local pwrmgr alert type.
221 *
222 * @param dt Instance of pwrmgr.
223 * @param alert A global alert ID that belongs to this instance.
224 * @return The pwrmgr alert, or `kDtPwrmgrAlertCount`.
225 *
226 * **Note:** This function assumes that the global alert ID belongs to the
227 * instance of pwrmgr passed in parameter. In other words, it must be the case
228 * that `dt_pwrmgr_instance_id(dt) == dt_alert_id_to_instance_id(alert)`. Otherwise,
229 * this function will return `kDtPwrmgrAlertCount`.
230 */
232 dt_pwrmgr_t dt,
233 dt_alert_id_t alert);
234
235
236
237/**
238 * Get the clock signal connected to a clock port of an instance.
239 *
240 * @param dt Instance of pwrmgr.
241 * @param clk Clock port.
242 * @return Clock signal.
243 */
245 dt_pwrmgr_t dt,
247
248/**
249 * Get the reset signal connected to a reset port of an instance.
250 *
251 * @param dt Instance of pwrmgr.
252 * @param rst Reset port.
253 * @return Reset signal.
254 */
256 dt_pwrmgr_t dt,
258
259
260
261/**
262 * Description of a wakeup source.
263 *
264 * A wakeup source is always identified by the instance ID of the module where it comes from.
265 * Some instances can have several wakeup signals, e.g. the pinmux has two (`pin` and `usb`).
266 * For such IPs, it is not sufficient to know the instance, we also need to know which
267 * signal triggered the wakeup. The `wakeup` index can be used to distinguish between those.
268 * This value should be casted to the `dt_<ip>_wakeup_t` type of the corresponding IP.
269 * For example, if the `pwrmgr` has two `pinmux` wakeup sources as described above, it's
270 * two wakeup sources will be described as follows:
271 * ```c
272 * {.inst_id = kDtInstanceIdPinmux, .wakeup = kDtPinmuxWakeupPinWkupReq}, // for `pin`
273 * {.inst_id = kDtInstanceIdPinmux, .wakeup = kDtPinmuxWakeupUsbWkupReq}, // for `usb`
274 * ```
275 */
276typedef struct dt_pwrmgr_wakeup_src {
277 dt_instance_id_t inst_id; /**< Instance ID of the source of this wakeup. */
278 size_t wakeup; /**< Index of the wakeup signal for that instance. */
280
281
282/**
283 * Get the number of wakeup sources.
284 *
285 * @param dt Instance of pwrmgr.
286 * @return Number of wakeup sources.
287 */
289
290/**
291 * Get the description of a wakeup source.
292 *
293 * The wakeup sources are ordered as they appear in the registers.
294 *
295 * @param dt Instance of pwrmgr.
296 * @param idx Index of the wakeup source, between 0 and `dt_pwrmgr_wakeup_src_count(dt)-1`.
297 * @return Description of the source.
298 */
300
301/**
302 * Description of a reset request source.
303 *
304 * A reset request source is always identified by the instance ID of the module where it comes
305 * from. In principle, some instances could have several reset requests. If this is the case,
306 * the `rst_req` can be used to distinguish between those. It should be cast to the
307 * `dt_<ip>_reset_req_t` type of the corresponding IP.
308 */
309typedef struct dt_pwrmgr_reset_req_src {
310 dt_instance_id_t inst_id; /**< Instance ID of the source of this reset request. */
311 size_t reset_req; /**< Index of the reset request signal for that instance. */
313
314
315/**
316 * Get the number of peripheral reset requests.
317 *
318 * @param dt Instance of pwrmgr.
319 * @return Number of reset requests.
320 */
322
323/**
324 * Get the description of a reset request.
325 *
326 * The reset requests are ordered as they appear in the registers.
327 *
328 * @param dt Instance of pwrmgr.
329 * @param idx Index of the reset request source, between 0 and
330 * `dt_pwrmgr_reset_request_src_count(dt)-1`.
331 * @return Description of the reset.
332 */
334
335
336
337#ifdef __cplusplus
338} // extern "C"
339#endif // __cplusplus
340
341#endif // OPENTITAN_DT_PWRMGR_H_